efd05c437c
This is only done if the ARGE_MDIO option is included. * Shuffle the arge MDIO bus into a separate device, that needs to be probed early (use hint.argemdio.X.order=0) * hint.arge.X.mdio now specifies which miiproxy to rendezvous with. * Call MAC/MDIO bus init during MDIO attach, not arge attach. This is done regardless: * Shift the arge MAC and MDIO bus reset code into separate functions and call it early during MDIO bus attach. It's required for correct MDIO bus IO to occur on AR71xx/AR91xx devices. * Remove the AR71xx/AR91xx centric assumption that there's only one MDIO bus. The initial code mapped miibus0(arge0) and miibus1(arge1) MII register operations to the MII0 (arge0) register space. The AR724x (and later, upcoming chipsets) have two MDIO busses and the second is very much in use. TODO: * since the multiphy behaviour has changed (where now a phymask of >1 PHY will still be enumerated), multiphy setups may be quite wrong. I'll go and fix these so they still have a chance of working, at least. until the switch PHY support appears in -HEAD. Submitted by: Stefan Bethke <stb@lassitu.de>
78 lines
2.5 KiB
Plaintext
78 lines
2.5 KiB
Plaintext
# Copyright (c) 2001, 2008, Juniper Networks, Inc.
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions
|
|
# are met:
|
|
# 1. Redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer.
|
|
# 2. Redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution.
|
|
# 3. Neither the name of the Juniper Networks, Inc. nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY JUNIPER NETWORKS AND CONTRIBUTORS ``AS IS'' AND
|
|
# ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
# ARE DISCLAIMED. IN NO EVENT SHALL JUNIPER NETWORKS OR CONTRIBUTORS BE LIABLE
|
|
# FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
# OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
# HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
# OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
# SUCH DAMAGE.
|
|
#
|
|
# JNPR: options.mips,v 1.2 2006/09/15 12:52:34
|
|
# $FreeBSD$
|
|
|
|
CPU_MIPS4KC opt_global.h
|
|
CPU_MIPS32 opt_global.h
|
|
CPU_MIPS64 opt_global.h
|
|
CPU_SENTRY5 opt_global.h
|
|
CPU_HAVEFPU opt_global.h
|
|
CPU_SB1 opt_global.h
|
|
CPU_CNMIPS opt_global.h
|
|
CPU_RMI opt_global.h
|
|
CPU_NLM opt_global.h
|
|
|
|
COMPAT_FREEBSD32 opt_compat.h
|
|
|
|
YAMON opt_global.h
|
|
CFE opt_global.h
|
|
CFE_CONSOLE opt_global.h
|
|
CFE_ENV opt_global.h
|
|
CFE_ENV_SIZE opt_global.h
|
|
|
|
NOFPU opt_global.h
|
|
|
|
TICK_USE_YAMON_FREQ opt_global.h
|
|
TICK_USE_MALTA_RTC opt_global.h
|
|
|
|
#
|
|
# The highest memory address that can be used by the kernel in units of KB.
|
|
#
|
|
MAXMEM opt_global.h
|
|
|
|
#
|
|
# Options that control the Cavium Simple Executive.
|
|
#
|
|
OCTEON_VENDOR_LANNER opt_cvmx.h
|
|
OCTEON_BOARD_CAPK_0100ND opt_cvmx.h
|
|
|
|
#
|
|
# Options that control the Atheros SoC peripherals
|
|
#
|
|
ARGE_DEBUG opt_arge.h
|
|
ARGE_MDIO opt_arge.h
|
|
|
|
#
|
|
# Options that control the Ralink RT305xF Etherenet MAC.
|
|
#
|
|
IF_RT_DEBUG opt_if_rt.h
|
|
IF_RT_PHY_SUPPORT opt_if_rt.h
|
|
IF_RT_RING_DATA_COUNT opt_if_rt.h
|
|
|