980aab4117
boards. This is enough to net-boot to multiuser. Also supported is the SMSC LAN91C111 parts used on the netCF, netDUO and netMMC add-on boards. I'll be putting some instructions on how to boot this on the Gumstix boards online soon. This is still fairly rough and will be refined over time but I felt it was better to get this out there where other people can help out.
259 lines
5.3 KiB
C
259 lines
5.3 KiB
C
/*-
|
|
* Copyright (c) 2006 Benno Rice. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/bus.h>
|
|
#include <sys/kernel.h>
|
|
#include <sys/module.h>
|
|
#include <sys/malloc.h>
|
|
#include <sys/rman.h>
|
|
#include <sys/timetc.h>
|
|
#include <machine/bus.h>
|
|
#include <machine/intr.h>
|
|
|
|
#include <arm/xscale/pxa/pxavar.h>
|
|
#include <arm/xscale/pxa/pxareg.h>
|
|
|
|
struct pxa_icu_softc {
|
|
struct resource * pi_res[1];
|
|
bus_space_tag_t pi_bst;
|
|
bus_space_handle_t pi_bsh;
|
|
};
|
|
|
|
static struct resource_spec pxa_icu_spec[] = {
|
|
{ SYS_RES_MEMORY, 0, RF_ACTIVE },
|
|
{ -1, 0 }
|
|
};
|
|
|
|
static struct pxa_icu_softc *pxa_icu_softc = NULL;
|
|
|
|
static int pxa_icu_probe(device_t);
|
|
static int pxa_icu_attach(device_t);
|
|
|
|
uint32_t pxa_icu_get_icip(void);
|
|
void pxa_icu_clear_icip(int);
|
|
uint32_t pxa_icu_get_icfp(void);
|
|
void pxa_icu_clear_icfp(int);
|
|
uint32_t pxa_icu_get_icmr(void);
|
|
void pxa_icu_set_icmr(uint32_t);
|
|
uint32_t pxa_icu_get_iclr(void);
|
|
void pxa_icu_set_iclr(uint32_t);
|
|
uint32_t pxa_icu_get_icpr(void);
|
|
void pxa_icu_idle_enable(void);
|
|
void pxa_icu_idle_disable(void);
|
|
|
|
extern uint32_t pxa_gpio_intr_flags[];
|
|
|
|
static int
|
|
pxa_icu_probe(device_t dev)
|
|
{
|
|
|
|
device_set_desc(dev, "Interrupt Controller");
|
|
return (0);
|
|
}
|
|
|
|
static int
|
|
pxa_icu_attach(device_t dev)
|
|
{
|
|
int error;
|
|
struct pxa_icu_softc *sc;
|
|
|
|
sc = (struct pxa_icu_softc *)device_get_softc(dev);
|
|
|
|
if (pxa_icu_softc != NULL)
|
|
return (ENXIO);
|
|
pxa_icu_softc = sc;
|
|
|
|
error = bus_alloc_resources(dev, pxa_icu_spec, sc->pi_res);
|
|
if (error) {
|
|
device_printf(dev, "could not allocate resources\n");
|
|
return (ENXIO);
|
|
}
|
|
|
|
sc->pi_bst = rman_get_bustag(sc->pi_res[0]);
|
|
sc->pi_bsh = rman_get_bushandle(sc->pi_res[0]);
|
|
|
|
/* Disable all interrupts. */
|
|
pxa_icu_set_icmr(0);
|
|
|
|
/* Route all interrupts to IRQ rather than FIQ. */
|
|
pxa_icu_set_iclr(0);
|
|
|
|
/* XXX: This should move to configure_final or something. */
|
|
enable_interrupts(I32_bit|F32_bit);
|
|
|
|
return (0);
|
|
}
|
|
|
|
static device_method_t pxa_icu_methods[] = {
|
|
DEVMETHOD(device_probe, pxa_icu_probe),
|
|
DEVMETHOD(device_attach, pxa_icu_attach),
|
|
|
|
{0, 0}
|
|
};
|
|
|
|
static driver_t pxa_icu_driver = {
|
|
"icu",
|
|
pxa_icu_methods,
|
|
sizeof(struct pxa_icu_softc),
|
|
};
|
|
|
|
static devclass_t pxa_icu_devclass;
|
|
|
|
DRIVER_MODULE(pxaicu, pxa, pxa_icu_driver, pxa_icu_devclass, 0, 0);
|
|
|
|
int
|
|
arm_get_next_irq()
|
|
{
|
|
int irq;
|
|
|
|
if ((irq = pxa_icu_get_icip()) != 0) {
|
|
return (ffs(irq) - 1);
|
|
}
|
|
|
|
return (pxa_gpio_get_next_irq());
|
|
}
|
|
|
|
void
|
|
arm_mask_irq(uintptr_t nb)
|
|
{
|
|
uint32_t mr;
|
|
|
|
if (nb >= IRQ_GPIO0) {
|
|
pxa_gpio_mask_irq(nb);
|
|
return;
|
|
}
|
|
|
|
mr = pxa_icu_get_icmr();
|
|
mr &= ~(1 << nb);
|
|
pxa_icu_set_icmr(mr);
|
|
}
|
|
|
|
void
|
|
arm_unmask_irq(uintptr_t nb)
|
|
{
|
|
uint32_t mr;
|
|
|
|
if (nb >= IRQ_GPIO0) {
|
|
pxa_gpio_unmask_irq(nb);
|
|
return;
|
|
}
|
|
|
|
mr = pxa_icu_get_icmr();
|
|
mr |= (1 << nb);
|
|
pxa_icu_set_icmr(mr);
|
|
}
|
|
|
|
uint32_t
|
|
pxa_icu_get_icip()
|
|
{
|
|
|
|
return (bus_space_read_4(pxa_icu_softc->pi_bst,
|
|
pxa_icu_softc->pi_bsh, ICU_IP));
|
|
}
|
|
|
|
void
|
|
pxa_icu_clear_icip(int irq)
|
|
{
|
|
|
|
bus_space_write_4(pxa_icu_softc->pi_bst,
|
|
pxa_icu_softc->pi_bsh, ICU_IP, (1 << irq));
|
|
}
|
|
|
|
uint32_t
|
|
pxa_icu_get_icfp()
|
|
{
|
|
|
|
return (bus_space_read_4(pxa_icu_softc->pi_bst,
|
|
pxa_icu_softc->pi_bsh, ICU_FP));
|
|
}
|
|
|
|
void
|
|
pxa_icu_clear_icfp(int irq)
|
|
{
|
|
|
|
bus_space_write_4(pxa_icu_softc->pi_bst,
|
|
pxa_icu_softc->pi_bsh, ICU_FP, (1 << irq));
|
|
}
|
|
|
|
uint32_t
|
|
pxa_icu_get_icmr()
|
|
{
|
|
|
|
return (bus_space_read_4(pxa_icu_softc->pi_bst,
|
|
pxa_icu_softc->pi_bsh, ICU_MR));
|
|
}
|
|
|
|
void
|
|
pxa_icu_set_icmr(uint32_t val)
|
|
{
|
|
|
|
bus_space_write_4(pxa_icu_softc->pi_bst,
|
|
pxa_icu_softc->pi_bsh, ICU_MR, val);
|
|
}
|
|
|
|
uint32_t
|
|
pxa_icu_get_iclr()
|
|
{
|
|
|
|
return (bus_space_read_4(pxa_icu_softc->pi_bst,
|
|
pxa_icu_softc->pi_bsh, ICU_LR));
|
|
}
|
|
|
|
void
|
|
pxa_icu_set_iclr(uint32_t val)
|
|
{
|
|
|
|
bus_space_write_4(pxa_icu_softc->pi_bst,
|
|
pxa_icu_softc->pi_bsh, ICU_LR, val);
|
|
}
|
|
|
|
uint32_t
|
|
pxa_icu_get_icpr()
|
|
{
|
|
|
|
return (bus_space_read_4(pxa_icu_softc->pi_bst,
|
|
pxa_icu_softc->pi_bsh, ICU_PR));
|
|
}
|
|
|
|
void
|
|
pxa_icu_idle_enable()
|
|
{
|
|
|
|
bus_space_write_4(pxa_icu_softc->pi_bst,
|
|
pxa_icu_softc->pi_bsh, ICU_CR, 0x0);
|
|
}
|
|
|
|
void
|
|
pxa_icu_idle_disable()
|
|
{
|
|
|
|
bus_space_write_4(pxa_icu_softc->pi_bst,
|
|
pxa_icu_softc->pi_bsh, ICU_CR, 0x1);
|
|
}
|