d1dfc4a67e
chips have more. So for now, let's allow more. We should teach the apb code to just reject interrupts that lie outside what the chip can do at runtime.
53 lines
1.9 KiB
C
53 lines
1.9 KiB
C
/*-
|
|
* Copyright (c) 2009, Oleksandr Tymoshenko <gonzo@FreeBSD.org>
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice unmodified, this list of conditions, and the following
|
|
* disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#ifndef _APBVAR_H_
|
|
#define _APBVAR_H_
|
|
|
|
#define APB_IRQ_BASE 0
|
|
#define APB_IRQ_END 31
|
|
#define APB_NIRQS 32
|
|
|
|
struct apb_softc {
|
|
struct rman apb_irq_rman;
|
|
struct rman apb_mem_rman;
|
|
/* IRQ events structs for child devices */
|
|
struct intr_event *sc_eventstab[APB_NIRQS];
|
|
mips_intrcnt_t sc_intr_counter[APB_NIRQS];
|
|
/* Resources and cookies for MIPS CPU INTs */
|
|
struct resource *sc_misc_irq;
|
|
void *sc_misc_ih;
|
|
};
|
|
|
|
struct apb_ivar {
|
|
struct resource_list resources;
|
|
};
|
|
|
|
#endif /* _APBVAR_H_ */
|