b729364e00
o Eliminate tlb0[] (a s/w copy of TLB0)
- The table contents cannot be maintained reliably in multiple MMU
environments, where asynchronous events (invalidations from other cores)
can change our local TLB0 contents underneath.
- Simplify and optimize TLB flushing: system wide invalidations are
performed using tlbivax instruction (propagates to other cores), for
local MMU invalidations a new optimized routine (assembly) is introduced.
o Improve and simplify TID allocation and management.
- Let each core keep track of its TID allocations.
- Simplify TID recycling, eliminate dead code.
- Drop the now unused powerpc/booke/support.S file.
o Improve page tables management logic.
o Simplify TLB1 manipulation routines.
o Other improvements and polishing.
Obtained from: Freescale, Semihalf
138 lines
4.4 KiB
C
138 lines
4.4 KiB
C
/*-
|
|
* Copyright (c) 1999 Luoqi Chen <luoqi@freebsd.org>
|
|
* Copyright (c) Peter Wemm <peter@netplex.com.au>
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#ifndef _MACHINE_PCPU_H_
|
|
#define _MACHINE_PCPU_H_
|
|
|
|
#include <machine/cpufunc.h>
|
|
|
|
struct pmap;
|
|
#define CPUSAVE_LEN 8
|
|
|
|
#define PCPU_MD_COMMON_FIELDS \
|
|
int pc_inside_intr; \
|
|
struct pmap *pc_curpmap; /* current pmap */ \
|
|
struct thread *pc_fputhread; /* current fpu user */ \
|
|
uintptr_t pc_hwref; \
|
|
uint32_t pc_pir; \
|
|
int pc_bsp:1; \
|
|
int pc_awake:1; \
|
|
uint32_t pc_ipimask; \
|
|
register_t pc_tempsave[CPUSAVE_LEN]; \
|
|
register_t pc_disisave[CPUSAVE_LEN]; \
|
|
register_t pc_dbsave[CPUSAVE_LEN];
|
|
|
|
#define PCPU_MD_AIM_FIELDS
|
|
|
|
#define BOOKE_CRITSAVE_LEN (CPUSAVE_LEN + 2)
|
|
#define BOOKE_TLB_MAXNEST 3
|
|
#define BOOKE_TLB_SAVELEN 16
|
|
#define BOOKE_TLBSAVE_LEN (BOOKE_TLB_SAVELEN * BOOKE_TLB_MAXNEST)
|
|
|
|
#define PCPU_MD_BOOKE_FIELDS \
|
|
register_t pc_booke_critsave[BOOKE_CRITSAVE_LEN]; \
|
|
register_t pc_booke_mchksave[CPUSAVE_LEN]; \
|
|
register_t pc_booke_tlbsave[BOOKE_TLBSAVE_LEN]; \
|
|
register_t pc_booke_tlb_level; \
|
|
int pc_tid_next;
|
|
|
|
/* Definitions for register offsets within the exception tmp save areas */
|
|
#define CPUSAVE_R28 0 /* where r28 gets saved */
|
|
#define CPUSAVE_R29 1 /* where r29 gets saved */
|
|
#define CPUSAVE_R30 2 /* where r30 gets saved */
|
|
#define CPUSAVE_R31 3 /* where r31 gets saved */
|
|
#define CPUSAVE_AIM_DAR 4 /* where SPR_DAR gets saved */
|
|
#define CPUSAVE_AIM_DSISR 5 /* where SPR_DSISR gets saved */
|
|
#define CPUSAVE_BOOKE_DEAR 4 /* where SPR_DEAR gets saved */
|
|
#define CPUSAVE_BOOKE_ESR 5 /* where SPR_ESR gets saved */
|
|
#define CPUSAVE_SRR0 6 /* where SRR0 gets saved */
|
|
#define CPUSAVE_SRR1 7 /* where SRR1 gets saved */
|
|
|
|
/* Book-E TLBSAVE is more elaborate */
|
|
#define TLBSAVE_BOOKE_LR 0
|
|
#define TLBSAVE_BOOKE_CR 1
|
|
#define TLBSAVE_BOOKE_SRR0 2
|
|
#define TLBSAVE_BOOKE_SRR1 3
|
|
#define TLBSAVE_BOOKE_R20 4
|
|
#define TLBSAVE_BOOKE_R21 5
|
|
#define TLBSAVE_BOOKE_R22 6
|
|
#define TLBSAVE_BOOKE_R23 7
|
|
#define TLBSAVE_BOOKE_R24 8
|
|
#define TLBSAVE_BOOKE_R25 9
|
|
#define TLBSAVE_BOOKE_R26 10
|
|
#define TLBSAVE_BOOKE_R27 11
|
|
#define TLBSAVE_BOOKE_R28 12
|
|
#define TLBSAVE_BOOKE_R29 13
|
|
#define TLBSAVE_BOOKE_R30 14
|
|
#define TLBSAVE_BOOKE_R31 15
|
|
|
|
#ifndef COMPILING_LINT
|
|
#ifdef AIM
|
|
#define PCPU_MD_FIELDS \
|
|
PCPU_MD_COMMON_FIELDS \
|
|
PCPU_MD_AIM_FIELDS
|
|
#endif
|
|
#ifdef E500
|
|
#define PCPU_MD_FIELDS \
|
|
PCPU_MD_COMMON_FIELDS \
|
|
PCPU_MD_BOOKE_FIELDS
|
|
#endif
|
|
#else
|
|
#define PCPU_MD_FIELDS \
|
|
PCPU_MD_COMMON_FIELDS \
|
|
PCPU_MD_AIM_FIELDS \
|
|
PCPU_MD_BOOKE_FIELDS
|
|
#endif
|
|
/*
|
|
* Catch-all for ports (e.g. lsof, used by gtop)
|
|
*/
|
|
#ifndef PCPU_MD_FIELDS
|
|
#define PCPU_MD_FIELDS \
|
|
int pc_md_placeholder
|
|
#endif
|
|
|
|
#ifdef _KERNEL
|
|
|
|
#define pcpup ((struct pcpu *) powerpc_get_pcpup())
|
|
|
|
#define PCPU_GET(member) (pcpup->pc_ ## member)
|
|
|
|
/*
|
|
* XXX The implementation of this operation should be made atomic
|
|
* with respect to preemption.
|
|
*/
|
|
#define PCPU_ADD(member, value) (pcpup->pc_ ## member += (value))
|
|
#define PCPU_INC(member) PCPU_ADD(member, 1)
|
|
#define PCPU_PTR(member) (&pcpup->pc_ ## member)
|
|
#define PCPU_SET(member,value) (pcpup->pc_ ## member = (value))
|
|
|
|
#endif /* _KERNEL */
|
|
|
|
#endif /* !_MACHINE_PCPU_H_ */
|