d/freebsd-skq
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
ac19f1d43e
freebsd-skq/sys/pccard/pcic_pci.c
silby f0e686a675 Change all SYSCTLS which are readonly and have a related TUNABLE 
from CTLFLAG_RD to CTLFLAG_RDTUN so that sysctl(8) can provide
more useful error messages.
2003-10-21 18:28:36 +00:00

1587 lines
48 KiB
C
Raw Blame History

/*
* Copyright (c) 2000, 2002 M. Warner Losh. All Rights Reserved.
* Copyright (c) 1997 Ted Faber All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice immediately at the beginning of the file, without modification,
* this list of conditions, and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Absolutely no warranty of function or purpose is made by the author
* Ted Faber.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* $FreeBSD$
*/
#define OBSOLETE_IN_6
#include <sys/param.h>
#include <sys/bus.h>
#include <sys/kernel.h>
#include <sys/module.h>
#include <sys/sysctl.h>
#include <sys/systm.h>
#if __FreeBSD_version < 500000
#include <pci/pcireg.h>
#include <pci/pcivar.h>
#else
#include <dev/pci/pcireg.h>
#include <dev/pci/pcivar.h>
#endif
#include <pccard/pcic_pci.h>
#include <pccard/i82365.h>
#include <pccard/cardinfo.h>
#include <pccard/slot.h>
#include <pccard/pcicvar.h>
#include <dev/pccard/pccardvar.h>
#include "card_if.h"
#define PRVERB(x) do { \
if (bootverbose) { device_printf x; } \
} while (0)
static int pcic_pci_get_memory(device_t dev);
SYSCTL_DECL(_hw_pcic);
static int pcic_ignore_function_1 = 0;
TUNABLE_INT("hw.pcic.ignore_function_1", &pcic_ignore_function_1);
SYSCTL_INT(_hw_pcic, OID_AUTO, ignore_function_1, CTLFLAG_RDTUN,
&pcic_ignore_function_1, 0,
"When set, driver ignores pci function 1 of the bridge. This option\n\
is obsolete and will be deleted before FreeBSD 4.8.");
/*
* The following should be a hint, so we can do it on a per device
* instance, but this is convenient. Do not set this unless pci
* routing doesn't work. It is purposely vague and undocumented
* at the moment. Sadly, this seems to be needed way too often.
*/
static int pcic_intr_path = (int)pcic_iw_pci;
TUNABLE_INT("hw.pcic.intr_path", &pcic_intr_path);
SYSCTL_INT(_hw_pcic, OID_AUTO, intr_path, CTLFLAG_RDTUN, &pcic_intr_path, 0,
"Which path to send the interrupts over. Normally interrupts for\n\
cardbus bridges are routed over the PCI bus (2). However, some laptops\n\
will hang when using PCI interrupts due to bugs in this code. Those\n\
bugs can be worked around by forcings ISA interrupts (1).");
static int pcic_init_routing = 0;
TUNABLE_INT("hw.pcic.init_routing", &pcic_init_routing);
SYSCTL_INT(_hw_pcic, OID_AUTO, init_routing, CTLFLAG_RDTUN,
&pcic_init_routing, 0,
"Force the interrupt routing to be initialized on those bridges where\n\
doing so will cause probelms. This is very rare and generally is not\n\
needed. The default of 0 is almost always appropriate. Only set to 1 if\n\
instructed to do so for debugging. Only TI bridges are affected by this\n\
option, and what the code does is of dubious value. This option is obsolete\n\
and will be deleted before FreeBSD 4.8.");
static int pcic_ignore_pci = 0;
TUNABLE_INT("hw.pcic.ignore_pci", &pcic_ignore_pci);
SYSCTL_INT(_hw_pcic, OID_AUTO, ignore_pci, CTLFLAG_RDTUN,
&pcic_ignore_pci, 0,
"When set, driver ignores pci cardbus bridges it would otherwise claim.\n\
Generally speaking, this option is not needed for anything other than as an\n\
aid in debugging.");
static int pcic_pd6729_intr_path = (int)pcic_iw_isa;
TUNABLE_INT("hw.pcic.pd6729_intr_path", &pcic_pd6729_intr_path);
SYSCTL_INT(_hw_pcic, OID_AUTO, pd6729_intr_path, CTLFLAG_RDTUN,
&pcic_pd6729_intr_path, 0,
"Determine the interrupt path or method for Cirrus Logic PD6729 and\n\
similar I/O space based pcmcia bridge. Chips on a PCI expansion card need\n\
a value of 2, while chips installed in a laptop need a value of 1 (which is\n\
also the default). This is similar to hw.pcic.intr_path, but separate so\n\
that it can default to ISA when intr_path defaults to PCI.");
static int pcic_ti12xx_enable_pci_clock = 0;
TUNABLE_INT("hw.pcic.ti12xx_enable_pci_clock", &pcic_ti12xx_enable_pci_clock);
SYSCTL_INT(_hw_pcic, OID_AUTO, ti12xx_enable_pci_clock, CTLFLAG_RDTUN,
&pcic_ti12xx_enable_pci_clock, 0,
"Some TI-12xx parts need to have the PCI clock enabled. These designs do\n\
not provide a clock themselves. Most of the reference boards have the\n\
required oscillator parts, so the number of machines that needs this to be\n\
set is vanishingly small.");
static void pcic_pci_cardbus_init(device_t);
static pcic_intr_way_t pcic_pci_gen_func;
static pcic_intr_way_t pcic_pci_gen_csc;
static pcic_intr_mapirq_t pcic_pci_gen_mapirq;
static pcic_intr_way_t pcic_pci_oz67xx_func;
static pcic_intr_way_t pcic_pci_oz67xx_csc;
static pcic_init_t pcic_pci_oz67xx_init;
static pcic_intr_way_t pcic_pci_oz68xx_func;
static pcic_intr_way_t pcic_pci_oz68xx_csc;
static pcic_init_t pcic_pci_oz68xx_init;
static pcic_intr_way_t pcic_pci_pd6729_func;
static pcic_intr_way_t pcic_pci_pd6729_csc;
static pcic_init_t pcic_pci_pd6729_init;
static pcic_intr_way_t pcic_pci_pd68xx_func;
static pcic_intr_way_t pcic_pci_pd68xx_csc;
static pcic_init_t pcic_pci_pd68xx_init;
static pcic_intr_way_t pcic_pci_ricoh_func;
static pcic_intr_way_t pcic_pci_ricoh_csc;
static pcic_init_t pcic_pci_ricoh_init;
static pcic_intr_way_t pcic_pci_ti113x_func;
static pcic_intr_way_t pcic_pci_ti113x_csc;
static pcic_init_t pcic_pci_ti_init;
static pcic_intr_way_t pcic_pci_ti12xx_func;
static pcic_intr_way_t pcic_pci_ti12xx_csc;
static pcic_intr_way_t pcic_pci_topic_func;
static pcic_intr_way_t pcic_pci_topic_csc;
static pcic_init_t pcic_pci_topic_init;
static struct pcic_chip pcic_pci_oz67xx_chip = {
pcic_pci_oz67xx_func,
pcic_pci_oz67xx_csc,
pcic_pci_gen_mapirq,
pcic_pci_oz67xx_init
};
static struct pcic_chip pcic_pci_oz68xx_chip = {
pcic_pci_oz68xx_func,
pcic_pci_oz68xx_csc,
pcic_pci_gen_mapirq,
pcic_pci_oz68xx_init
};
static struct pcic_chip pcic_pci_pd6729_chip = {
pcic_pci_pd6729_func,
pcic_pci_pd6729_csc,
pcic_pci_gen_mapirq,
pcic_pci_pd6729_init
};
static struct pcic_chip pcic_pci_pd68xx_chip = {
pcic_pci_pd68xx_func,
pcic_pci_pd68xx_csc,
pcic_pci_gen_mapirq,
pcic_pci_pd68xx_init
};
static struct pcic_chip pcic_pci_ricoh_chip = {
pcic_pci_ricoh_func,
pcic_pci_ricoh_csc,
pcic_pci_gen_mapirq,
pcic_pci_ricoh_init
};
static struct pcic_chip pcic_pci_ti113x_chip = {
pcic_pci_ti113x_func,
pcic_pci_ti113x_csc,
pcic_pci_gen_mapirq,
pcic_pci_ti_init
};
static struct pcic_chip pcic_pci_ti12xx_chip = {
pcic_pci_ti12xx_func,
pcic_pci_ti12xx_csc,
pcic_pci_gen_mapirq,
pcic_pci_ti_init
};
static struct pcic_chip pcic_pci_topic_chip = {
pcic_pci_topic_func,
pcic_pci_topic_csc,
pcic_pci_gen_mapirq,
pcic_pci_topic_init
};
static struct pcic_chip pcic_pci_generic_chip = {
pcic_pci_gen_func,
pcic_pci_gen_csc,
pcic_pci_gen_mapirq,
pcic_pci_cardbus_init
};
/* Chipset specific flags */
#define TI_NO_MFUNC 0x10000
struct pcic_pci_table
{
u_int32_t devid;
const char *descr;
int type;
u_int32_t flags;
struct pcic_chip *chip;
} pcic_pci_devs[] = {
{ PCIC_ID_OMEGA_82C094, "Omega 82C094G",
PCIC_I82365, PCIC_DF_POWER, &pcic_pci_pd6729_chip },
{ PCIC_ID_CLPD6729, "Cirrus Logic PD6729/6730 PCI-PCMCIA Bridge",
PCIC_PD6729, PCIC_PD_POWER, &pcic_pci_pd6729_chip },
{ PCIC_ID_CLPD6832, "Cirrus Logic PD6832 PCI-CardBus Bridge",
PCIC_PD673X, PCIC_CARDBUS_POWER, &pcic_pci_pd68xx_chip },
{ PCIC_ID_CLPD6833, "Cirrus Logic PD6833 PCI-CardBus Bridge",
PCIC_PD673X, PCIC_CARDBUS_POWER, &pcic_pci_pd68xx_chip },
{ PCIC_ID_CLPD6834, "Cirrus Logic PD6834 PCI-CardBus Bridge",
PCIC_PD673X, PCIC_CARDBUS_POWER, &pcic_pci_pd68xx_chip },
{ PCIC_ID_OZ6729, "O2micro OZ6729 PC-Card Bridge",
PCIC_I82365, PCIC_AB_POWER, &pcic_pci_oz67xx_chip },
{ PCIC_ID_OZ6730, "O2micro OZ6730 PC-Card Bridge",
PCIC_I82365, PCIC_AB_POWER, &pcic_pci_oz67xx_chip },
{ PCIC_ID_OZ6832, "O2micro 6832/6833 PCI-Cardbus Bridge",
PCIC_I82365, PCIC_CARDBUS_POWER, &pcic_pci_oz68xx_chip },
{ PCIC_ID_OZ6860, "O2micro 6836/6860 PCI-Cardbus Bridge",
PCIC_I82365, PCIC_CARDBUS_POWER, &pcic_pci_oz68xx_chip },
{ PCIC_ID_OZ6872, "O2micro 6812/6872 PCI-Cardbus Bridge",
PCIC_I82365, PCIC_CARDBUS_POWER, &pcic_pci_oz68xx_chip },
{ PCIC_ID_OZ6912, "O2micro 6912 PCI-Cardbus Bridge",
PCIC_I82365, PCIC_CARDBUS_POWER, &pcic_pci_oz68xx_chip },
{ PCIC_ID_OZ6922, "O2micro 6922 PCI-Cardbus Bridge",
PCIC_I82365, PCIC_AB_POWER, &pcic_pci_oz68xx_chip },
{ PCIC_ID_OZ6933, "O2micro 6933 PCI-Cardbus Bridge",
PCIC_I82365, PCIC_AB_POWER, &pcic_pci_oz68xx_chip },
{ PCIC_ID_RICOH_RL5C465, "Ricoh RL5C465 PCI-CardBus Bridge",
PCIC_RF5C296, PCIC_CARDBUS_POWER, &pcic_pci_ricoh_chip },
{ PCIC_ID_RICOH_RL5C475, "Ricoh RL5C475 PCI-CardBus Bridge",
PCIC_RF5C296, PCIC_CARDBUS_POWER, &pcic_pci_ricoh_chip },
{ PCIC_ID_RICOH_RL5C476, "Ricoh RL5C476 PCI-CardBus Bridge",
PCIC_RF5C296, PCIC_CARDBUS_POWER, &pcic_pci_ricoh_chip },
{ PCIC_ID_RICOH_RL5C477, "Ricoh RL5C477 PCI-CardBus Bridge",
PCIC_RF5C296, PCIC_CARDBUS_POWER, &pcic_pci_ricoh_chip },
{ PCIC_ID_RICOH_RL5C478, "Ricoh RL5C478 PCI-CardBus Bridge",
PCIC_RF5C296, PCIC_CARDBUS_POWER, &pcic_pci_ricoh_chip },
{ PCIC_ID_SMC_34C90, "SMC 34C90 PCI-CardBus Bridge",
PCIC_RF5C296, PCIC_CARDBUS_POWER, &pcic_pci_generic_chip },
{ PCIC_ID_TI1031, "TI PCI-1031 PCI-PCMCIA Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti113x_chip },
{ PCIC_ID_TI1130, "TI PCI-1130 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti113x_chip },
{ PCIC_ID_TI1131, "TI PCI-1131 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti113x_chip },
{ PCIC_ID_TI1210, "TI PCI-1210 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TI1211, "TI PCI-1211 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TI1220, "TI PCI-1220 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TI1221, "TI PCI-1221 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TI1225, "TI PCI-1225 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TI1250, "TI PCI-1250 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER | TI_NO_MFUNC,
&pcic_pci_ti12xx_chip },
{ PCIC_ID_TI1251, "TI PCI-1251 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER | TI_NO_MFUNC,
&pcic_pci_ti12xx_chip },
{ PCIC_ID_TI1251B, "TI PCI-1251B PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER | TI_NO_MFUNC,
&pcic_pci_ti12xx_chip },
{ PCIC_ID_TI1260, "TI PCI-1260 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TI1260B, "TI PCI-1260B PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TI1410, "TI PCI-1410 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TI1420, "TI PCI-1420 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TI1421, "TI PCI-1421 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TI1450, "TI PCI-1450 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER | TI_NO_MFUNC,
&pcic_pci_ti12xx_chip },
{ PCIC_ID_TI1451, "TI PCI-1451 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TI1510, "TI PCI-1510 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TI1520, "TI PCI-1520 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TI4410, "TI PCI-4410 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TI4450, "TI PCI-4450 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TI4451, "TI PCI-4451 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TI4510, "TI PCI-4510 PCI-CardBus Bridge",
PCIC_I82365SL_DF, PCIC_CARDBUS_POWER, &pcic_pci_ti12xx_chip },
{ PCIC_ID_TOPIC95, "Toshiba ToPIC95 PCI-CardBus Bridge",
PCIC_I82365, PCIC_CARDBUS_POWER, &pcic_pci_topic_chip },
{ PCIC_ID_TOPIC95B, "Toshiba ToPIC95B PCI-CardBus Bridge",
PCIC_I82365, PCIC_CARDBUS_POWER, &pcic_pci_topic_chip },
{ PCIC_ID_TOPIC97, "Toshiba ToPIC97 PCI-CardBus Bridge",
PCIC_I82365, PCIC_CARDBUS_POWER, &pcic_pci_topic_chip },
{ PCIC_ID_TOPIC100, "Toshiba ToPIC100 PCI-CardBus Bridge",
PCIC_I82365, PCIC_CARDBUS_POWER, &pcic_pci_topic_chip },
{ 0, NULL, 0, 0, NULL }
};
/*
* Read a register from the PCIC.
*/
static unsigned char
pcic_pci_getb2(struct pcic_slot *sp, int reg)
{
return (bus_space_read_1(sp->bst, sp->bsh, sp->offset + reg));
}
/*
* Write a register on the PCIC
*/
static void
pcic_pci_putb2(struct pcic_slot *sp, int reg, unsigned char val)
{
bus_space_write_1(sp->bst, sp->bsh, sp->offset + reg, val);
}
/*
* lookup inside the table
*/
static struct pcic_pci_table *
pcic_pci_lookup(u_int32_t devid, struct pcic_pci_table *tbl)
{
while (tbl->devid) {
if (tbl->devid == devid)
return (tbl);
tbl++;
}
return (NULL);
}
/*
* The standard way to control fuction interrupts is via bit 7 in the BCR
* register. Some data sheets indicate that this is just for "intterupts"
* while others are clear that it is for function interrupts. When this
* bit is set, function interrupts are routed via the ExCA register. When
* this bit is clear, they are routed via the PCI bus, usually via the int
* in the INTPIN register.
*/
static int
pcic_pci_gen_func(struct pcic_slot *sp, enum pcic_intr_way way)
{
u_int16_t bcr;
bcr = pci_read_config(sp->sc->dev, CB_PCI_BRIDGE_CTRL, 2);
if (way == pcic_iw_pci)
bcr &= ~CB_BCR_INT_EXCA;
else
bcr |= CB_BCR_INT_EXCA;
pci_write_config(sp->sc->dev, CB_PCI_BRIDGE_CTRL, bcr, 2);
return (0);
}
static int
pcic_pci_gen_csc(struct pcic_slot *sp, enum pcic_intr_way way)
{
return (0);
}
/*
* The O2micro OZ67xx chips functions.
*/
static int
pcic_pci_oz67xx_func(struct pcic_slot *sp, enum pcic_intr_way way)
{
return (pcic_pci_gen_func(sp, way));
}
static int
pcic_pci_oz67xx_csc(struct pcic_slot *sp, enum pcic_intr_way way)
{
/*
* Need datasheet to find out what's going on. However, the
* 68xx datasheets are so vague that it is hard to know what
* the right thing to do is.
*/
/* XXX */
return (0);
}
static void
pcic_pci_oz67xx_init(device_t dev)
{
device_printf(dev, "Warning: O2micro OZ67xx chips may not work\n");
pcic_pci_cardbus_init(dev);
}
/*
* The O2micro OZ68xx chips functions.
*/
static int
pcic_pci_oz68xx_func(struct pcic_slot *sp, enum pcic_intr_way way)
{
return (pcic_pci_gen_func(sp, way));
}
static int
pcic_pci_oz68xx_csc(struct pcic_slot *sp, enum pcic_intr_way way)
{
/*
* The 68xx datasheets make it hard to know what the right thing
* to do here is. We do what we know, which is nothing, and
* hope for the best.
*
* XXX NEWCARD may have some useful code here.
*/
/* XXX */
return (0);
}
static void
pcic_pci_oz68xx_init(device_t dev)
{
/*
* This is almost certainly incomplete.
*/
device_printf(dev, "Warning: O2micro OZ68xx chips may not work\n");
pcic_pci_cardbus_init(dev);
}
/*
* The Cirrus Logic PD6729/30. These are weird beasts, so be careful.
* They are ISA parts glued to the PCI bus and do not follow the yenta
* specification for cardbus bridges. They seem to be similar to the
* intel parts that were also cloned by o2micro and maybe others, but
* they are so much more common that the author doesn't have experience
* with them to know for sure.
*/
static int
pcic_pci_pd6729_func(struct pcic_slot *sp, enum pcic_intr_way way)
{
/*
* For pci interrupts, we need to set bit 3 of extension register
* 3 to 1. For ISA interrupts, we need to clear it.
*/
sp->putb(sp, PCIC_EXT_IND, PCIC_EXTCTRL1);
if (way == pcic_iw_pci)
pcic_setb(sp, PCIC_EXTENDED, PCIC_EC1_CARD_IRQ_INV);
else
pcic_clrb(sp, PCIC_EXTENDED, PCIC_EC1_CARD_IRQ_INV);
return (0);
}
static int
pcic_pci_pd6729_csc(struct pcic_slot *sp, enum pcic_intr_way way)
{
/*
* For pci interrupts, we need to set bit 4 of extension register
* 3 to 1. For ISA interrupts, we need to clear it.
*/
sp->putb(sp, PCIC_EXT_IND, PCIC_EXTCTRL1);
if (way == pcic_iw_pci)
pcic_setb(sp, PCIC_EXTENDED, PCIC_EC1_CSC_IRQ_INV);
else
pcic_clrb(sp, PCIC_EXTENDED, PCIC_EC1_CSC_IRQ_INV);
return (0);
}
static void
pcic_pci_pd6729_init(device_t dev)
{
struct pcic_softc *sc = device_get_softc(dev);
/*
* Tell the chip to do its routing thing.
*/
pcic_pci_pd6729_func(&sc->slots[0], sc->func_route);
pcic_pci_pd6729_csc(&sc->slots[0], sc->csc_route);
}
/*
* Set up the CL-PD6832, 6833 and 6834.
*/
static int
pcic_pci_pd68xx_func(struct pcic_slot *sp, enum pcic_intr_way way)
{
return (pcic_pci_gen_func(sp, way));
}
static int
pcic_pci_pd68xx_csc(struct pcic_slot *sp, enum pcic_intr_way way)
{
struct pcic_softc *sc = sp->sc;
device_t dev = sc->dev;
u_int32_t device_id = pci_get_devid(dev);
u_long bcr;
u_long cm1;
/*
* CLPD6832 management interrupt enable bit is bit 11
* (MGMT_IRQ_ENA) in bridge control register(offset 0x3d).
* When on, card status interrupts are ISA controlled by
* the ExCA register 0x05.
*
* The CLPD6833 does things differently. It doesn't have bit
* 11 in the bridge control register. Instead, this
* functionality appears to be in the "Configuration
* Miscellaneous 1" register bit 1.
*
* I'm assuming that the CLPD6834 does things like the '33
*/
if (device_id == PCIC_ID_CLPD6832) {
bcr = pci_read_config(dev, CB_PCI_BRIDGE_CTRL, 2);
if (way == pcic_iw_pci)
bcr &= ~CLPD6832_BCR_MGMT_IRQ_ENA;
else
bcr |= CLPD6832_BCR_MGMT_IRQ_ENA;
pci_write_config(dev, CB_PCI_BRIDGE_CTRL, bcr, 2);
}
if (device_id != PCIC_ID_CLPD6832) {
cm1 = pci_read_config(dev, CLPD6833_CFG_MISC_1, 4);
if (way == pcic_iw_pci)
cm1 &= ~CLPD6833_CM1_MGMT_EXCA_ENA;
else
cm1 |= CLPD6833_CM1_MGMT_EXCA_ENA;
pci_write_config(dev, CLPD6833_CFG_MISC_1, cm1, 4);
}
return (0);
}
static void
pcic_pci_pd68xx_init(device_t dev)
{
pcic_pci_cardbus_init(dev);
}
static int
pcic_pci_ricoh_func(struct pcic_slot *sp, enum pcic_intr_way way)
{
return (pcic_pci_gen_func(sp, way));
}
static int
pcic_pci_ricoh_csc(struct pcic_slot *sp, enum pcic_intr_way way)
{
struct pcic_softc *sc = sp->sc;
device_t dev = sc->dev;
u_int16_t mcr2;
/*
* For CSC interrupts via ISA, we can't do that exactly.
* However, we can disable INT# routing, which is usually what
* we want. This is bit 7 in the field. Note, bit 6 looks
* interesting, but appears to be unnecessary.
*/
mcr2 = pci_read_config(dev, R5C47X_MISC_CONTROL_REGISTER_2, 2);
if (way == pcic_iw_pci)
mcr2 &= ~R5C47X_MCR2_CSC_TO_INTX_DISABLE;
else
mcr2 |= R5C47X_MCR2_CSC_TO_INTX_DISABLE;
pci_write_config(dev, R5C47X_MISC_CONTROL_REGISTER_2, mcr2, 2);
return (0);
}
static void
pcic_pci_ricoh_init(device_t dev)
{
u_int16_t brgcntl;
u_int32_t device_id = pci_get_devid(dev);
switch (device_id) {
case PCIC_ID_RICOH_RL5C465:
case PCIC_ID_RICOH_RL5C466:
/*
* Ricoh chips have a legacy bridge enable different than most
* Code cribbed from NEWBUS's bridge code since I can't find a
* datasheet for them that has register definitions.
*/
brgcntl = pci_read_config(dev, CB_PCI_BRIDGE_CTRL, 2);
brgcntl &= ~(CB_BCR_RL_3E2_EN | CB_BCR_RL_3E0_EN);
pci_write_config(dev, CB_PCI_BRIDGE_CTRL, brgcntl, 2);
break;
}
pcic_pci_cardbus_init(dev);
}
/*
* TI 1030, 1130, and 1131.
*/
static int
pcic_pci_ti113x_func(struct pcic_slot *sp, enum pcic_intr_way way)
{
u_int32_t cardcntl;
device_t dev = sp->sc->dev;
/*
* The TI-1130 (and 1030 and 1131) have a different interrupt
* routing control than the newer chips. assume we're not
* routing either csc or func interrupts via PCI, but enable
* as necessary when we find someone uses PCI interrupts. In
* order to get any pci interrupts, PCI_IRQ_ENA (bit 5) must
* be set. If either PCI_IREQ (bit 4) or PCI_CSC (bit 3) are
* set, then set bit 5 at the same time, since setting them
* enables the PCI interrupt routing.
*
* It also appears necessary to set the function routing bit
* in the bridge control register, but cardbus_init does that
* for us.
*/
cardcntl = pci_read_config(dev, TI113X_PCI_CARD_CONTROL, 1);
if (way == pcic_iw_pci)
cardcntl |= TI113X_CARDCNTL_PCI_IREQ;
else
cardcntl &= ~TI113X_CARDCNTL_PCI_IREQ;
if (cardcntl & (TI113X_CARDCNTL_PCI_IREQ | TI113X_CARDCNTL_PCI_CSC))
cardcntl |= TI113X_CARDCNTL_PCI_IRQ_ENA;
else
cardcntl &= ~TI113X_CARDCNTL_PCI_IRQ_ENA;
pci_write_config(dev, TI113X_PCI_CARD_CONTROL, cardcntl, 1);
return (pcic_pci_gen_func(sp, way));
}
static int
pcic_pci_ti113x_csc(struct pcic_slot *sp, enum pcic_intr_way way)
{
u_int32_t cardcntl;
device_t dev = sp->sc->dev;
/*
* The TI-1130 (and 1030 and 1131) have a different interrupt
* routing control than the newer cards. assume we're not
* routing PCI, but enable as necessary when we find someone
* uses PCI interrupts. In order to get any pci interrupts,
* PCI_IRQ_ENA (bit 5) must be set. If either PCI_IREQ (bit
* 4) or PCI_CSC (bit 3) are set, then set bit 5 at the same
* time, since setting them enables the PCI interrupt routing.
*
* It also appears necessary to set the function routing bit
* in the bridge control register, but cardbus_init does that
* for us.
*/
cardcntl = pci_read_config(dev, TI113X_PCI_CARD_CONTROL, 1);
if (way == pcic_iw_pci)
cardcntl |= TI113X_CARDCNTL_PCI_CSC;
else
cardcntl &= ~TI113X_CARDCNTL_PCI_CSC;
if (cardcntl & (TI113X_CARDCNTL_PCI_IREQ | TI113X_CARDCNTL_PCI_CSC))
cardcntl |= TI113X_CARDCNTL_PCI_IRQ_ENA;
else
cardcntl &= ~TI113X_CARDCNTL_PCI_IRQ_ENA;
pci_write_config(dev, TI113X_PCI_CARD_CONTROL, cardcntl, 1);
return (0);
}
static int
pcic_pci_ti12xx_func(struct pcic_slot *sp, enum pcic_intr_way way)
{
u_int32_t syscntl, devcntl, cardcntl, mfunc;
device_t dev = sp->sc->dev;
syscntl = pci_read_config(dev, TI113X_PCI_SYSTEM_CONTROL, 4);
devcntl = pci_read_config(dev, TI113X_PCI_DEVICE_CONTROL, 1);
cardcntl = pci_read_config(dev, TI113X_PCI_CARD_CONTROL, 1);
/*
* Special code for the Orinoco cards (and a few others). They
* seem to need this special code to make them work only over pci
* interrupts. Sadly, doing this code also causes problems for
* many laptops, so we have to make it controlled by a tunable.
* Actually, experience has shown that this rarely, if ever,
* helps.
*/
if (way == pcic_iw_pci) {
/*
* pcic_init_routing seems to do nothing useful towards
* fixing the hang problems. I plan on removing it in
* 4.8 or so.
*/
if (pcic_init_routing) {
devcntl &= ~TI113X_DEVCNTL_INTR_MASK;
pci_write_config(dev, TI113X_PCI_DEVICE_CONTROL,
devcntl, 1);
syscntl |= TI113X_SYSCNTL_INTRTIE;
}
/*
* I've had reports that we need the pci clock enabled,
* provide a hook to do so. The number of cards that
* require this is quite small.
*/
if (pcic_ti12xx_enable_pci_clock) {
syscntl |= TI12XX_SYSCNTL_PCI_CLOCK;
pci_write_config(dev, TI113X_PCI_SYSTEM_CONTROL,
syscntl, 4);
}
/*
* Some PCI add-in cards don't have good EEPROMs on them,
* so they get this MUX register wrong. The MUX register
* defaults to 0, which is usually wrong for this register,
* so we initialize it to make sense.
*
* We don't bother to turn it off in the ISA case since it
* is an initialization issue.
*
* A few weird TI bridges don't have MFUNC, so filter
* those out too.
*/
if ((sp->sc->flags & TI_NO_MFUNC) == 0) {
mfunc = pci_read_config(dev, TI12XX_PCI_MFUNC, 4);
if (mfunc == 0) {
mfunc = (mfunc & ~TI12XX_MFUNC_PIN0) |
TI12XX_MFUNC_PIN0_INTA;
if ((syscntl & TI113X_SYSCNTL_INTRTIE) == 0)
mfunc = (mfunc & ~TI12XX_MFUNC_PIN1) |
TI12XX_MFUNC_PIN1_INTB;
pci_write_config(dev, TI12XX_PCI_MFUNC, mfunc,
4);
}
}
}
return (pcic_pci_gen_func(sp, way));
}
static int
pcic_pci_ti12xx_csc(struct pcic_slot *sp, enum pcic_intr_way way)
{
/*
* Nothing happens here. The TI12xx parts will route the
* CSC interrupt via PCI if ExCA register tells it to use
* interrupt 0. And via IRQ otherwise (except for reserved
* values which may or may not do anything).
*
* We just hope for the best here that doing nothing is the
* right thing to do.
*/
return (0);
}
/*
* TI PCI-CardBus Host Adapter specific function code.
* This function is separated from pcic_pci_attach().
* Takeshi Shibagaki(shiba@jp.freebsd.org).
*/
static void
pcic_pci_ti_init(device_t dev)
{
u_int32_t syscntl, diagctl, devcntl, cardcntl;
u_int32_t device_id = pci_get_devid(dev);
int ti113x = (device_id == PCIC_ID_TI1031) ||
(device_id == PCIC_ID_TI1130) ||
(device_id == PCIC_ID_TI1131);
syscntl = pci_read_config(dev, TI113X_PCI_SYSTEM_CONTROL, 4);
devcntl = pci_read_config(dev, TI113X_PCI_DEVICE_CONTROL, 1);
cardcntl = pci_read_config(dev, TI113X_PCI_CARD_CONTROL, 1);
if (ti113x) {
device_printf(dev, "TI113X PCI Config Reg: ");
if (syscntl & TI113X_SYSCNTL_CLKRUN_ENA) {
if (syscntl & TI113X_SYSCNTL_CLKRUN_SEL)
printf("[clkrun irq 12]");
else
printf("[clkrun irq 10]");
}
} else {
device_printf(dev, "TI12XX PCI Config Reg: ");
/*
* Turn on async CSC interrupts. This appears to
* be the default, but the old, pre pci-aware, code
* did this and it appears PAO does as well.
*/
diagctl = pci_read_config(dev, TI12XX_PCI_DIAGNOSTIC, 1);
diagctl |= TI12XX_DIAG_CSC_INTR;
pci_write_config(dev, TI12XX_PCI_DIAGNOSTIC, diagctl, 1);
/*
* Turn off Zoom Video. Some cards have this enabled,
* some do not but it causes problems when enabled. This
* register doesn't exist on the 1130 (and likely the 1131,
* but without a datasheet it is impossible to know).
* Some 12xx chips may not have it, but setting it is
* believed to be harmless on those models.
*/
pci_write_config(dev, TI12XX_PCI_MULTIMEDIA_CONTROL, 0, 4);
}
if (cardcntl & TI113X_CARDCNTL_RING_ENA)
printf("[ring enable]");
if (cardcntl & TI113X_CARDCNTL_SPKR_ENA)
printf("[speaker enable]");
if (syscntl & TI113X_SYSCNTL_PWRSAVINGS)
printf("[pwr save]");
switch(devcntl & TI113X_DEVCNTL_INTR_MASK){
case TI113X_DEVCNTL_INTR_ISA :
printf("[CSC parallel isa irq]");
break;
case TI113X_DEVCNTL_INTR_SERIAL :
printf("[CSC serial isa irq]");
break;
case TI113X_DEVCNTL_INTR_NONE :
printf("[pci only]");
break;
case TI12XX_DEVCNTL_INTR_ALLSERIAL :
printf("[FUNC pci int + CSC serial isa irq]");
break;
}
printf("\n");
pcic_pci_cardbus_init(dev);
}
/*
* Code for TOPIC chips
*/
static int
pcic_pci_topic_func(struct pcic_slot *sp, enum pcic_intr_way way)
{
#ifdef THIS_BRAEKS_THINGS
device_t dev = sp->sc->dev;
u_int32_t scr;
scr = pci_read_config(dev, TOPIC_SOCKET_CTRL, 4);
if (way == pcic_iw_pci)
scr |= TOPIC_SOCKET_CTRL_SCR_IRQSEL;
else
scr &= ~TOPIC_SOCKET_CTRL_SCR_IRQSEL;
pci_write_config(dev, TOPIC_SLOT_CTRL, scr, 4);
#endif
return (pcic_pci_gen_func(sp, way));
}
static int
pcic_pci_topic_csc(struct pcic_slot *sp, enum pcic_intr_way way)
{
device_t dev = sp->sc->dev;
u_int32_t scr;
u_int32_t device_id;
device_id = pci_get_devid(dev);
if (device_id == PCIC_ID_TOPIC100 || device_id == PCIC_ID_TOPIC97) {
scr = pci_read_config(dev, TOPIC_SLOT_CTRL, 4);
if (way == pcic_iw_pci)
scr |= TOPIC97_SLOT_CTRL_PCIINT;
else
scr &= ~TOPIC97_SLOT_CTRL_PCIINT;
pci_write_config(dev, TOPIC_SLOT_CTRL, scr, 4);
}
return (0);
}
static void
pcic_pci_topic_init(device_t dev)
{
struct pcic_softc *sc = device_get_softc(dev);
u_int32_t reg;
u_int32_t device_id;
device_id = pci_get_devid(dev);
reg = pci_read_config(dev, TOPIC_SLOT_CTRL, 4);
reg |= (TOPIC_SLOT_CTRL_SLOTON | TOPIC_SLOT_CTRL_SLOTEN |
TOPIC_SLOT_CTRL_ID_LOCK | TOPIC_SLOT_CTRL_CARDBUS);
reg &= ~TOPIC_SLOT_CTRL_SWDETECT;
if (device_id == PCIC_ID_TOPIC100 || device_id == PCIC_ID_TOPIC97) {
reg |= TOPIC97_SLOT_CTRL_PCIINT;
reg &= ~(TOPIC97_SLOT_CTRL_STSIRQP | TOPIC97_SLOT_CTRL_IRQP);
}
pci_write_config(dev, TOPIC_SLOT_CTRL, reg, 4);
pcic_pci_cardbus_init(dev);
if (device_id == PCIC_ID_TOPIC100 || device_id == PCIC_ID_TOPIC97) {
/*
* We need to enable voltage sense and 3V cards explicitly
* in the bridge. The datasheets I have for both the
* ToPIC 97 and 100 both lists these ports. Without
* datasheets for the ToPIC95s, I can't tell if we need
* to do it there or not.
*/
pcic_setb(&sc->slots[0], PCIC_TOPIC_FCR,
PCIC_FCR_3V_EN | PCIC_FCR_VS_EN);
}
}
static void
pcic_pci_cardbus_init(device_t dev)
{
struct pcic_softc *sc = device_get_softc(dev);
u_int16_t brgcntl;
int unit;
unit = device_get_unit(dev);
brgcntl = pci_read_config(dev, CB_PCI_BRIDGE_CTRL, 2);
brgcntl |= CB_BCR_WRITE_POST_EN | CB_BCR_MASTER_ABORT;
pci_write_config(dev, CB_PCI_BRIDGE_CTRL, brgcntl, 2);
/* Turn off legacy address */
pci_write_config(dev, CB_PCI_LEGACY16_IOADDR, 0, 2);
/*
* Write zeros into the remaining memory I/O windows. This
* seems to turn off the pci configuration of these things and
* make the cardbus bridge use the values for memory
* programmed into the pcic registers.
*/
pci_write_config(dev, CB_PCI_MEMBASE0, 0, 4);
pci_write_config(dev, CB_PCI_MEMLIMIT0, 0, 4);
pci_write_config(dev, CB_PCI_MEMBASE1, 0, 4);
pci_write_config(dev, CB_PCI_MEMLIMIT1, 0, 4);
pci_write_config(dev, CB_PCI_IOBASE0, 0, 4);
pci_write_config(dev, CB_PCI_IOLIMIT0, 0, 4);
pci_write_config(dev, CB_PCI_IOBASE1, 0, 4);
pci_write_config(dev, CB_PCI_IOLIMIT1, 0, 4);
/*
* Tell the chip to do its routing thing.
*/
sc->chip->func_intr_way(&sc->slots[0], sc->func_route);
sc->chip->csc_intr_way(&sc->slots[0], sc->csc_route);
return;
}
static const char *
pcic_pci_cardtype(u_int32_t stat)
{
if (stat & CB_SS_NOTCARD)
return ("unrecognized by bridge");
if ((stat & (CB_SS_16BIT | CB_SS_CB)) == (CB_SS_16BIT | CB_SS_CB))
return ("16-bit and 32-bit (can't happen)");
if (stat & CB_SS_16BIT)
return ("16-bit pccard");
if (stat & CB_SS_CB)
return ("32-bit cardbus");
return ("none (can't happen)");
}
/*
* Card insertion and removal code. The insertion events need to be
* debounced so that the noisy insertion/removal events don't result
* in the hardware being initialized many times, only to be torn down
* as well. This may also cause races with pccardd. Instead, we wait
* for the insertion signal to be stable for 0.5 seconds before we declare
* it to be a real insertion event. Removal is also debounced. We turn
* off interrupt servicing during the settling time to prevent infinite
* loops in the driver.
*
* Note: We only handle the card detect change events. We don't handle
* power events and status change events.
*/
static void
pcic_cd_change(void *arg)
{
struct pcic_softc *sc = (struct pcic_softc *) arg;
struct pcic_slot *sp = &sc->slots[0];
u_int32_t stat;
sc->cd_pending = 0;
stat = bus_space_read_4(sp->bst, sp->bsh, CB_SOCKET_STATE);
/* Status changed while present; remove the card from the system. */
if (sc->cd_present) {
sc->cd_present = 0;
pccard_event(sp->slt, card_removed);
}
/* Nothing to do if the debounced state is 'not present'. */
if ((stat & CB_SS_CD) != 0)
return;
sc->cd_present = 1;
if (bootverbose && (stat & CB_SS_BADVCC) != 0)
device_printf(sc->dev, "BAD Vcc request: 0x%x\n", stat);
if ((stat & CB_SS_16BIT) == 0)
device_printf(sp->sc->dev, "Card type %s is unsupported\n",
pcic_pci_cardtype(stat));
else
pccard_event(sp->slt, card_inserted);
}
static void
pcic_pci_intr(void *arg)
{
struct pcic_softc *sc = (struct pcic_softc *) arg;
struct pcic_slot *sp = &sc->slots[0];
u_int32_t event;
event = bus_space_read_4(sp->bst, sp->bsh, CB_SOCKET_EVENT);
if (event != 0) {
if (bootverbose)
device_printf(sc->dev, "Event mask 0x%x\n", event);
/*
* Treat all card-detect signal transitions the same way
* since we can't reliably tell if this is an insert or a
* remove event. Stop the card from getting interrupts and
* defer the insert/remove event until the CB_SOCKET_STATE
* signals have had time to settle.
*/
if ((event & CB_SE_CD) != 0) {
if (sc->cd_pending) {
untimeout(pcic_cd_change, arg, sc->cd_ch);
sc->cd_pending = 0;
}
sc->cd_pending = 1;
sc->cd_ch = timeout(pcic_cd_change, arg, hz/2);
sc->func_intr = NULL;
}
/* Ack the interrupt */
bus_space_write_4(sp->bst, sp->bsh, 0, event);
}
/*
* Some TI chips also require us to read the old ExCA register for
* card status change when we route CSC via PCI! So, we go ahead
* and read it to clear the bits. Maybe we should check the status
* ala the ISA interrupt handler, but those changes should be caught
* in the CD change.
*
* We have to check it every interrupt because these bits can sometimes
* show up indepentently of the CB_SOCKET_EVENT register above.
*/
sp->getb(sp, PCIC_STAT_CHG);
}
/*
* Return the ID string for the controller if the vendor/product id
* matches, NULL otherwise.
*/
static int
pcic_pci_probe(device_t dev)
{
u_int8_t subclass;
u_int8_t progif;
const char *desc;
u_int32_t device_id;
struct pcic_pci_table *itm;
struct resource *res;
int rid;
if (pcic_ignore_pci)
return (ENXIO);
device_id = pci_get_devid(dev);
desc = NULL;
itm = pcic_pci_lookup(device_id, &pcic_pci_devs[0]);
if (pcic_ignore_function_1 && pci_get_function(dev) == 1) {
if (itm != NULL)
PRVERB((dev, "Ignoring function 1\n"));
return (ENXIO);
}
if (itm != NULL)
desc = itm->descr;
if (desc == NULL && pci_get_class(dev) == PCIC_BRIDGE) {
subclass = pci_get_subclass(dev);
progif = pci_get_progif(dev);
if (subclass == PCIS_BRIDGE_PCMCIA && progif == 0)
desc = "Generic PCI-PCMCIA Bridge";
if (subclass == PCIS_BRIDGE_CARDBUS && progif == 0)
desc = "YENTA PCI-CardBus Bridge";
if (bootverbose && desc)
printf("Found unknown %s devid 0x%x\n", desc, device_id);
}
if (desc == NULL)
return (ENXIO);
device_set_desc(dev, desc);
/*
* Take us out of power down mode, if necessary. It also
* appears that even reading the power register is enough on
* some systems to cause correct behavior.
*/
if (pci_get_powerstate(dev) != PCI_POWERSTATE_D0) {
/* Reset the power state. */
device_printf(dev, "chip is in D%d power mode "
"-- setting to D0\n", pci_get_powerstate(dev));
pci_set_powerstate(dev, PCI_POWERSTATE_D0);
}
/*
* Allocated/deallocate interrupt. This forces the PCI BIOS or
* other MD method to route the interrupts to this card.
* This so we get the interrupt number in the probe message.
* We only need to route interrupts when we're doing pci
* parallel interrupt routing.
*
* We use two different variables for the memory based and I/O
* based cards, so the check here is a little more complex than
* one would otherwise hope.
*
* XXX The bus code for PCI really should do this for us.
*/
if ((pcic_intr_path == pcic_iw_pci &&
device_id != PCIC_ID_CLPD6729) ||
(pcic_pd6729_intr_path == pcic_iw_pci &&
device_id == PCIC_ID_CLPD6729)) {
rid = 0;
#ifdef __i386__
/*
* IRQ 0 is invalid on x86, but not other platforms.
* If we have irq 0, then write 255 to force a new, non-
* bogus one to be assigned. I think that in -current
* the code in this ifdef may be obsolete with the new
* invalid mapping that we're doing in the pci layer -- imp
*/
if (pci_get_irq(dev) == 0) {
pci_set_irq(dev, 255);
pci_write_config(dev, PCIR_INTLINE, 255, 1);
}
#endif
res = bus_alloc_resource(dev, SYS_RES_IRQ, &rid, 0, ~0, 1,
RF_ACTIVE);
if (res)
bus_release_resource(dev, SYS_RES_IRQ, rid, res);
}
return (0);
}
static void
pcic_pci_shutdown(device_t dev)
{
/*
* More reports of things working w/o this code than with it.
*/
#if 0
struct pcic_softc *sc;
struct pcic_slot *sp;
sc = (struct pcic_softc *) device_get_softc(dev);
sp = &sc->slots[0];
/*
* Turn off the power to the slot in an attempt to
* keep the system from hanging on reboot. We also turn off
* card interrupts in an attempt to control interrupt storms.
* on some (all?) this has the effect of also turning off
* card status change interrupts. A side effect of writing 0
* to INT_GEN is that the card is placed into "reset" mode
* where nothing happens until it is taken out of "reset"
* mode.
*
* Also, turn off the generation of status interrupts too.
*/
sp->putb(sp, PCIC_INT_GEN, 0);
sp->putb(sp, PCIC_STAT_INT, 0);
sp->putb(sp, PCIC_POWER, 0);
DELAY(4000);
/*
* Writing to INT_GEN can cause an interrupt, so we blindly
* ack all possible interrupts here. Reading the stat change
* shouldn't be necessary, but some TI chipsets need it in the
* normal course of operations, so we do it here too. We can't
* lose any interrupts after this point, so go ahead and ack
* everything. The bits in INT_GEN clear upon reading them.
* We also set the interrupt mask to 0, in an effort to avoid
* getting further interrupts.
*/
bus_space_write_4(sp->bst, sp->bsh, CB_SOCKET_MASK, 0);
bus_space_write_4(sp->bst, sp->bsh, CB_SOCKET_EVENT, 0xffffffff);
sp->getb(sp, PCIC_STAT_CHG);
#endif
}
/*
* Print out the config space
*/
static void
pcic_pci_print_config(device_t dev)
{
int i;
device_printf(dev, "PCI Configuration space:");
for (i = 0; i < 256; i += 4) {
if (i % 16 == 0)
printf("\n 0x%02x: ", i);
printf("0x%08x ", pci_read_config(dev, i, 4));
}
printf("\n");
}
/*
* Generic pci interrupt attach routine. It tries to understand all parts,
* and do sane things for those parts it does not understand.
*/
static int
pcic_pci_attach(device_t dev)
{
u_int32_t device_id = pci_get_devid(dev);
u_long command;
struct pcic_slot *sp;
struct pcic_softc *sc;
u_int32_t sockbase;
u_int32_t stat;
struct pcic_pci_table *itm;
int rid;
int i;
struct resource *r = NULL;
int error;
u_long irq = 0;
driver_intr_t *intr = NULL;
/*
* In sys/pci/pcireg.h, PCIR_COMMAND must be separated
* PCI_COMMAND_REG(0x04) and PCI_STATUS_REG(0x06).
* Takeshi Shibagaki(shiba@jp.freebsd.org).
*/
command = pci_read_config(dev, PCIR_COMMAND, 4);
command |= PCIM_CMD_PORTEN | PCIM_CMD_MEMEN;
pci_write_config(dev, PCIR_COMMAND, command, 4);
sc = (struct pcic_softc *) device_get_softc(dev);
sp = &sc->slots[0];
sp->sc = sc;
sockbase = pci_read_config(dev, 0x10, 4);
if (sockbase & 0x1) {
sc->iorid = CB_PCI_SOCKET_BASE;
sc->iores = bus_alloc_resource(dev, SYS_RES_IOPORT,
&sc->iorid, 0, ~0, 1, RF_ACTIVE | RF_SHAREABLE);
if (sc->iores == NULL)
return (ENOMEM);
sc->flags = PCIC_PD_POWER;
itm = pcic_pci_lookup(device_id, &pcic_pci_devs[0]);
for (i = 0; i < 2; i++) {
sp[i].bst = rman_get_bustag(sc->iores);
sp[i].bsh = rman_get_bushandle(sc->iores);
sp[i].sc = sc;
sp[i].revision = 0;
sp[i].getb = pcic_getb_io;
sp[i].putb = pcic_putb_io;
sp[i].offset = i * PCIC_SLOT_SIZE;
sp[i].controller = itm ? itm->type : PCIC_PD6729;
if ((sp[i].getb(&sp[i], PCIC_ID_REV) & 0xc0) == 0x80)
sp[i].slt = (struct slot *) 1;
}
sc->csc_route = sc->func_route = pcic_pd6729_intr_path;
if (itm)
sc->flags = itm->flags;
/*
* We have to use the ISA interrupt routine for status
* changes since we don't have any "yenta" pci registers.
* We have to do this even when we're using pci type
* interrupts because on these cards the interrupts are
* cleared in the same way that the ISA cards clear them.
*/
intr = pcic_isa_intr;
} else {
sc->memrid = CB_PCI_SOCKET_BASE;
sc->memres = bus_alloc_resource(dev, SYS_RES_MEMORY,
&sc->memrid, 0, ~0, 1, RF_ACTIVE);
if (sc->memres == NULL && pcic_pci_get_memory(dev) != 0)
return (ENOMEM);
sp->getb = pcic_pci_getb2;
sp->putb = pcic_pci_putb2;
sp->offset = CB_EXCA_OFFSET;
sp->bst = rman_get_bustag(sc->memres);
sp->bsh = rman_get_bushandle(sc->memres);
itm = pcic_pci_lookup(device_id, &pcic_pci_devs[0]);
if (itm != NULL) {
sp->controller = itm->type;
sp->revision = 0;
sc->flags = itm->flags;
} else {
/* By default, assume we're a D step compatible */
sp->controller = PCIC_I82365SL_DF;
sp->revision = 0;
sc->flags = PCIC_CARDBUS_POWER;
}
/* All memory mapped cardbus bridges have these registers */
sc->flags |= PCIC_YENTA_HIGH_MEMORY;
sp->slt = (struct slot *) 1;
sc->csc_route = pcic_intr_path;
sc->func_route = pcic_intr_path;
stat = bus_space_read_4(sp->bst, sp->bsh, CB_SOCKET_STATE);
sc->cd_present = (stat & CB_SS_CD) == 0;
}
sc->dev = dev;
if (itm)
sc->chip = itm->chip;
else
sc->chip = &pcic_pci_generic_chip;
if (sc->csc_route == pcic_iw_pci) {
rid = 0;
r = bus_alloc_resource(dev, SYS_RES_IRQ, &rid, 0, ~0, 1,
RF_ACTIVE | RF_SHAREABLE);
if (r == NULL) {
sc->csc_route = pcic_iw_isa;
sc->func_route = pcic_iw_isa;
device_printf(dev,
"No PCI interrupt routed, trying ISA.\n");
} else {
if (intr == NULL)
intr = pcic_pci_intr;
irq = rman_get_start(r);
}
}
if (sc->csc_route == pcic_iw_isa) {
rid = 0;
irq = pcic_override_irq;
if (irq != 0) {
r = bus_alloc_resource(dev, SYS_RES_IRQ, &rid, irq,
irq, 1, RF_ACTIVE);
if (r == NULL) {
device_printf(dev,
"Can't route ISA CSC interrupt.\n");
pcic_dealloc(dev);
return (ENXIO);
}
device_printf(dev,
"Management interrupt on ISA IRQ %ld\n", irq);
if (intr == NULL)
intr = pcic_isa_intr;
} else {
sc->slot_poll = pcic_timeout;
sc->timeout_ch = timeout(sc->slot_poll, sc, hz/2);
device_printf(dev, "Polling mode\n");
intr = NULL;
}
}
/*
* Initialize AFTER we figure out what kind of interrupt we're
* going to be using, if any.
*/
if (!sc->chip)
panic("Bug: sc->chip not set!\n");
sc->chip->init(dev);
/*
* Now install the interrupt handler, if necessary.
*/
sc->irqrid = rid;
sc->irqres = r;
sc->irq = irq;
if (intr) {
error = bus_setup_intr(dev, r, INTR_TYPE_AV, intr, sc, &sc->ih);
if (error) {
pcic_dealloc(dev);
return (error);
}
}
if (bootverbose)
pcic_pci_print_config(dev);
return (pcic_attach(dev));
}
static int
pcic_pci_detach(device_t dev)
{
return (EBUSY); /* Can't detach this device */
}
/*
* The PCI bus should do this for us. However, it doesn't quite yet, so
* we cope by doing it ourselves. If it ever does, this code can go quietly
* into that good night.
*/
static int
pcic_pci_get_memory(device_t dev)
{
struct pcic_softc *sc;
u_int32_t sockbase;
sc = (struct pcic_softc *) device_get_softc(dev);
sockbase = pci_read_config(dev, sc->memrid, 4);
if (sockbase >= 0x100000 && sockbase < 0xfffffff0) {
device_printf(dev, "Could not map register memory 0x%x\n",
sockbase);
return (ENOMEM);
}
pci_write_config(dev, sc->memrid, 0xffffffff, 4);
sockbase = pci_read_config(dev, sc->memrid, 4);
sockbase = (sockbase & 0xfffffff0) & -(sockbase & 0xfffffff0);
#define CARDBUS_SYS_RES_MEMORY_START 0x88000000
#define CARDBUS_SYS_RES_MEMORY_END 0xFFFFFFFF
sc->memres = bus_generic_alloc_resource(device_get_parent(dev),
dev, SYS_RES_MEMORY, &sc->memrid,
CARDBUS_SYS_RES_MEMORY_START, CARDBUS_SYS_RES_MEMORY_END,
sockbase, RF_ACTIVE | rman_make_alignment_flags(sockbase));
if (sc->memres == NULL) {
device_printf(dev, "Could not grab register memory\n");
return (ENOMEM);
}
sockbase = rman_get_start(sc->memres);
pci_write_config(dev, sc->memrid, sockbase, 4);
device_printf(dev, "PCI Memory allocated: 0x%08x\n", sockbase);
return (0);
}
static int
pcic_pci_gen_mapirq(struct pcic_slot *sp, int irq)
{
/*
* If we're doing ISA interrupt routing, then just go to the
* generic ISA routine. Also, irq 0 means turn off the interrupts
* at the bridge.
*/
if (sp->sc->func_route == pcic_iw_isa || irq == 0)
return (pcic_isa_mapirq(sp, irq));
/*
* Ohterwise we're doing PCI interrupts. For those cardbus bridges
* that follow yenta (and the one pcmcia bridge that does), we don't
* do a thing to get the IRQ mapped into the system. However,
* for other controllers that are PCI, but not yetna compliant, we
* need to do some special mapping.
*
* XXX Maybe we shouldn't assume INTA#, but rather as the function
* XXX what Intline to use.
*/
if (sp->controller == PCIC_PD6729) {
/*
* INTA - 3
* INTB - 4
* INTC - 5
* INTD - 7
*/
sp->putb(sp, PCIC_INT_GEN, /* Assume INTA# */
(sp->getb(sp, PCIC_INT_GEN) & 0xF0) | 3);
return (0);
}
return (0);
}
static void
pcic_pci_func_intr(void *arg)
{
struct pcic_softc *sc = (struct pcic_softc *) arg;
struct pcic_slot *sp = &sc->slots[0];
u_int32_t stat;
int doit = 0;
/*
* The 6729 controller is a weird one, and we have to use
* the ISA registers to check to see if the card is there.
* Otherwise we look at the PCI state register to find out
* if the card is there.
*/
if (sp->controller == PCIC_PD6729) {
if ((sp->getb(sp, PCIC_STATUS) & PCIC_CD) == PCIC_CD)
doit = 1;
}
else {
stat = bus_space_read_4(sp->bst, sp->bsh, CB_SOCKET_STATE);
if ((stat & CB_SS_CD) == 0 && sc->func_intr != 0)
doit = 1;
}
if (doit && sc->func_intr != NULL)
sc->func_intr(sc->func_arg);
}
static int
pcic_pci_setup_intr(device_t dev, device_t child, struct resource *irq,
int flags, driver_intr_t *intr, void *arg, void **cookiep)
{
struct pcic_softc *sc = device_get_softc(dev);
struct pcic_slot *sp = &sc->slots[0];
int err;
if (sc->func_route == pcic_iw_isa)
return(pcic_setup_intr(dev, child, irq, flags, intr, arg,
cookiep));
#if __FreeBSD_version >= 500000
if ((flags & INTR_FAST) != 0)
#else
if ((flags & INTR_TYPE_FAST) != 0)
#endif
return (EINVAL);
if (sc->func_intr != NULL) {
device_printf(child, "Can't establish another ISR\n");
return (EINVAL);
}
err = bus_generic_setup_intr(dev, child, irq, flags,
pcic_pci_func_intr, sc, cookiep);
if (err != 0)
return (err);
sc->chip->map_irq(sp, rman_get_start(irq));
sc->func_intr = intr;
sc->func_arg = arg;
return (0);
}
static int
pcic_pci_teardown_intr(device_t dev, device_t child, struct resource *irq,
void *cookie)
{
struct pcic_softc *sc = device_get_softc(dev);
if (sc->func_route == pcic_iw_isa)
return (pcic_teardown_intr(dev, child, irq, cookie));
sc->func_intr = NULL;
return (bus_generic_teardown_intr(dev, child, irq, cookie));
}
static int
pcic_pci_resume(device_t dev)
{
struct pcic_softc *sc = device_get_softc(dev);
/*
* Some BIOSes will not save the BARs for the pci chips, so we
* must do it ourselves. If the BAR is reset to 0 for an I/O
* device, it will read back as 0x1, so no explicit test for
* memory devices are needed.
*
* Note: The PCI bus code should do this automatically for us on
* suspend/resume, but until it does, we have to cope.
*/
if (pci_read_config(dev, CB_PCI_SOCKET_BASE, 4) == 0)
pci_write_config(dev, CB_PCI_SOCKET_BASE,
rman_get_start(sc->memres), 4);
return (bus_generic_resume(dev));
}
static device_method_t pcic_pci_methods[] = {
/* Device interface */
DEVMETHOD(device_probe, pcic_pci_probe),
DEVMETHOD(device_attach, pcic_pci_attach),
DEVMETHOD(device_detach, pcic_pci_detach),
DEVMETHOD(device_suspend, bus_generic_suspend),
DEVMETHOD(device_resume, pcic_pci_resume),
DEVMETHOD(device_shutdown, pcic_pci_shutdown),
/* Bus interface */
DEVMETHOD(bus_print_child, bus_generic_print_child),
DEVMETHOD(bus_alloc_resource, pcic_alloc_resource),
DEVMETHOD(bus_release_resource, bus_generic_release_resource),
DEVMETHOD(bus_activate_resource, pcic_activate_resource),
DEVMETHOD(bus_deactivate_resource, pcic_deactivate_resource),
DEVMETHOD(bus_setup_intr, pcic_pci_setup_intr),
DEVMETHOD(bus_teardown_intr, pcic_pci_teardown_intr),
/* Card interface */
DEVMETHOD(card_set_res_flags, pcic_set_res_flags),
DEVMETHOD(card_get_res_flags, pcic_get_res_flags),
DEVMETHOD(card_set_memory_offset, pcic_set_memory_offset),
DEVMETHOD(card_get_memory_offset, pcic_get_memory_offset),
{0, 0}
};
static driver_t pcic_pci_driver = {
"pcic",
pcic_pci_methods,
sizeof(struct pcic_softc)
};
DRIVER_MODULE(pcic, pci, pcic_pci_driver, pcic_devclass, 0, 0);
Reference in New Issue View Git Blame Copy Permalink