tmm b08811be07 When sending cache flushing IPIs, don't try to IPI the triggering CPU
itself; this causes undefined behaviour on UltraSPARCs. In particular,
the interrupt packet data words will not necessarily be delivered
correctly, which would result in a crash.
This bug also caused the cache-flushing work to be done twice on the
triggering CPU (when it did not cause crashes).

Reviewed by:	jake
2002-07-12 16:26:49 +00:00
..
2001-11-02 18:05:43 +00:00
2002-03-23 02:01:27 +00:00
2002-05-25 01:44:08 +00:00
2002-03-24 02:50:53 +00:00
2002-01-08 04:36:53 +00:00
2001-11-18 03:41:12 +00:00
2002-04-09 01:42:19 +00:00
2002-05-15 16:40:25 +00:00
2002-03-21 00:06:55 +00:00
2001-11-18 20:30:16 +00:00
2002-06-29 07:04:59 +00:00
2001-11-02 18:05:43 +00:00
2002-05-14 20:35:29 +00:00
2001-12-29 07:00:30 +00:00
2002-05-08 04:21:58 +00:00
2002-06-29 02:32:34 +00:00
2001-09-03 22:41:40 +00:00
2002-05-10 02:02:54 +00:00
2002-05-10 02:02:54 +00:00