jhb b09b758bf2 MFC 276724:
On some Intel CPUs with a P-state but not C-state invariant TSC the TSC
may also halt in C2 and not just C3 (it seems that in some cases the BIOS
advertises its C3 state as a C2 state in _CST).  Just play it safe and
disable both C2 and C3 states if a user forces the use of the TSC as the
timecounter on such CPUs.

PR:		192316
2015-04-02 01:02:42 +00:00
..
2015-02-08 23:09:01 +00:00
2015-04-02 01:02:42 +00:00
2015-04-01 21:48:54 +00:00
2015-03-15 18:42:19 +00:00
2014-02-04 03:36:42 +00:00
2014-12-22 20:53:45 +00:00
2012-03-30 19:10:14 +00:00
2015-02-08 23:04:32 +00:00