Bill Paul
ba3af76df7
Modify the pci_cfgdisable() routine to bring it more in line with
...
other OSes (Solaris, Linux, VxWorks). It's not necessary to write a 0
to the config address register when using config mechanism 1 to turn
off config access. In fact, it can be downright troublesome, since it
seems to confuse the PCI-PCI bridge in the AMD8111 chipset and cause
it to sporadically botch reads from some devices. This is the cause
of the missing USP ports problem I was experiencing with my Sun Opteron
system.
Also correct the case for mechanism 2: it's only necessary to write
a 0 to the ENABLE port.
2005-10-25 04:53:29 +00:00
..
2005-10-21 19:42:43 +00:00
2005-10-25 04:53:29 +00:00
2005-10-23 23:09:14 +00:00
2005-10-20 11:14:34 +00:00
2005-05-29 16:11:34 +00:00
2005-09-16 01:26:17 +00:00
2005-08-08 19:55:32 +00:00
2005-10-24 05:05:09 +00:00
2005-10-24 23:54:39 +00:00
2005-10-24 04:36:14 +00:00
2005-08-18 00:30:22 +00:00
2005-10-24 15:21:36 +00:00
2005-10-25 03:56:21 +00:00
2005-10-18 20:21:25 +00:00
2005-10-09 17:10:35 +00:00
2005-10-21 09:15:26 +00:00
2005-08-09 10:20:02 +00:00
2005-10-25 04:53:29 +00:00
2005-10-21 19:42:43 +00:00
2005-09-28 15:01:58 +00:00
2005-10-18 13:35:08 +00:00
2005-10-24 21:04:19 +00:00
2005-10-06 19:06:07 +00:00
2005-10-25 04:01:41 +00:00
2005-10-23 22:30:07 +00:00
2005-08-30 14:27:47 +00:00
2005-09-11 16:04:56 +00:00
2005-08-09 10:20:02 +00:00
2005-10-16 20:44:18 +00:00
2005-10-22 14:54:02 +00:00
2005-10-22 05:07:16 +00:00
2005-09-26 20:35:45 +00:00
2005-09-07 10:06:14 +00:00
2005-08-22 07:05:14 +00:00
2005-09-07 10:06:14 +00:00
2005-07-29 13:22:37 +00:00
2005-10-02 08:32:49 +00:00
2005-07-14 20:08:27 +00:00
2005-10-06 19:04:08 +00:00
2005-09-27 18:09:42 +00:00
2005-08-18 11:58:03 +00:00
2005-10-24 21:04:19 +00:00
2005-09-25 21:29:32 +00:00
2005-10-22 05:06:55 +00:00
2005-10-18 11:46:24 +00:00
2005-10-14 12:43:47 +00:00
2005-09-19 16:51:43 +00:00
2005-10-09 02:37:27 +00:00
2005-10-25 04:05:48 +00:00
2005-10-24 21:04:19 +00:00
2005-09-24 20:11:07 +00:00
2005-10-21 01:54:00 +00:00
2005-10-22 18:46:38 +00:00