c04eb7cb4e
This adds support for the NVRAM handling and the basic SPROM hardware used on siba(4) and bcma(4) devices, including: * SPROM directly attached to the PCI core, accessible via PCI configuration space. * SPROM attached to later ChipCommon cores. * SPROM variables vended from the parent SoC bus (e.g. via a directly-attached flash device). Additional improvements to the NVRAM/SPROM interface will be required, but this changeset stands alone as working checkpoint. Submitted by: Landon Fuller <landonf@landonf.org> Reviewed by: Michael Zhilin <mizkha@gmail.com> (Broadcom MIPS support) Differential Revision: https://reviews.freebsd.org/D6196 |
||
|---|---|---|
| .. | ||
| config.mk | ||
| dtb.mk | ||
| files | ||
| files.amd64 | ||
| files.arm | ||
| files.arm64 | ||
| files.i386 | ||
| files.mips | ||
| files.pc98 | ||
| files.powerpc | ||
| files.riscv | ||
| files.sparc64 | ||
| kern.mk | ||
| kern.opts.mk | ||
| kern.post.mk | ||
| kern.pre.mk | ||
| kmod_syms.awk | ||
| kmod.mk | ||
| ldscript.amd64 | ||
| ldscript.arm | ||
| ldscript.arm64 | ||
| ldscript.i386 | ||
| ldscript.mips | ||
| ldscript.mips.cfe | ||
| ldscript.mips.mips64 | ||
| ldscript.mips.octeon1 | ||
| ldscript.powerpc | ||
| ldscript.powerpc64 | ||
| ldscript.riscv | ||
| ldscript.sparc64 | ||
| Makefile.amd64 | ||
| Makefile.arm | ||
| Makefile.arm64 | ||
| Makefile.i386 | ||
| Makefile.mips | ||
| Makefile.pc98 | ||
| Makefile.powerpc | ||
| Makefile.riscv | ||
| Makefile.sparc64 | ||
| makeLINT.mk | ||
| makeLINT.sed | ||
| newvers.sh | ||
| NOTES | ||
| options | ||
| options.amd64 | ||
| options.arm | ||
| options.arm64 | ||
| options.i386 | ||
| options.mips | ||
| options.pc98 | ||
| options.powerpc | ||
| options.riscv | ||
| options.sparc64 | ||
| systags.sh | ||
| WITHOUT_SOURCELESS | ||
| WITHOUT_SOURCELESS_HOST | ||
| WITHOUT_SOURCELESS_UCODE | ||