1537078d8f
Mainly focus on files that use BSD 2-Clause license, however the tool I was using misidentified many licenses so this was mostly a manual - error prone - task. The Software Package Data Exchange (SPDX) group provides a specification to make it easier for automated tools to detect and summarize well known opensource licenses. We are gradually adopting the specification, noting that the tags are considered only advisory and do not, in any way, superceed or replace the license texts.
528 lines
13 KiB
C
528 lines
13 KiB
C
/*-
|
|
* SPDX-License-Identifier: BSD-2-Clause-FreeBSD
|
|
*
|
|
* Copyright (c) 2013-2016 Qlogic Corporation
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
/*
|
|
* File: ql_ioctl.c
|
|
* Author : David C Somayajulu, Qlogic Corporation, Aliso Viejo, CA 92656.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
|
|
#include "ql_os.h"
|
|
#include "ql_hw.h"
|
|
#include "ql_def.h"
|
|
#include "ql_inline.h"
|
|
#include "ql_glbl.h"
|
|
#include "ql_ioctl.h"
|
|
#include "ql_ver.h"
|
|
#include "ql_dbg.h"
|
|
|
|
static int ql_drvr_state(qla_host_t *ha, qla_driver_state_t *drvr_state);
|
|
static uint32_t ql_drvr_state_size(qla_host_t *ha);
|
|
static int ql_eioctl(struct cdev *dev, u_long cmd, caddr_t data, int fflag,
|
|
struct thread *td);
|
|
|
|
static struct cdevsw qla_cdevsw = {
|
|
.d_version = D_VERSION,
|
|
.d_ioctl = ql_eioctl,
|
|
.d_name = "qlcnic",
|
|
};
|
|
|
|
int
|
|
ql_make_cdev(qla_host_t *ha)
|
|
{
|
|
ha->ioctl_dev = make_dev(&qla_cdevsw,
|
|
ha->ifp->if_dunit,
|
|
UID_ROOT,
|
|
GID_WHEEL,
|
|
0600,
|
|
"%s",
|
|
if_name(ha->ifp));
|
|
|
|
if (ha->ioctl_dev == NULL)
|
|
return (-1);
|
|
|
|
ha->ioctl_dev->si_drv1 = ha;
|
|
|
|
return (0);
|
|
}
|
|
|
|
void
|
|
ql_del_cdev(qla_host_t *ha)
|
|
{
|
|
if (ha->ioctl_dev != NULL)
|
|
destroy_dev(ha->ioctl_dev);
|
|
return;
|
|
}
|
|
|
|
static int
|
|
ql_eioctl(struct cdev *dev, u_long cmd, caddr_t data, int fflag,
|
|
struct thread *td)
|
|
{
|
|
qla_host_t *ha;
|
|
int rval = 0;
|
|
device_t pci_dev;
|
|
struct ifnet *ifp;
|
|
int count;
|
|
|
|
q80_offchip_mem_val_t val;
|
|
qla_rd_pci_ids_t *pci_ids;
|
|
qla_rd_fw_dump_t *fw_dump;
|
|
union {
|
|
qla_reg_val_t *rv;
|
|
qla_rd_flash_t *rdf;
|
|
qla_wr_flash_t *wrf;
|
|
qla_erase_flash_t *erf;
|
|
qla_offchip_mem_val_t *mem;
|
|
} u;
|
|
|
|
|
|
if ((ha = (qla_host_t *)dev->si_drv1) == NULL)
|
|
return ENXIO;
|
|
|
|
pci_dev= ha->pci_dev;
|
|
|
|
switch(cmd) {
|
|
|
|
case QLA_RDWR_REG:
|
|
|
|
u.rv = (qla_reg_val_t *)data;
|
|
|
|
if (u.rv->direct) {
|
|
if (u.rv->rd) {
|
|
u.rv->val = READ_REG32(ha, u.rv->reg);
|
|
} else {
|
|
WRITE_REG32(ha, u.rv->reg, u.rv->val);
|
|
}
|
|
} else {
|
|
if ((rval = ql_rdwr_indreg32(ha, u.rv->reg, &u.rv->val,
|
|
u.rv->rd)))
|
|
rval = ENXIO;
|
|
}
|
|
break;
|
|
|
|
case QLA_RD_FLASH:
|
|
|
|
if (!ha->hw.flags.fdt_valid) {
|
|
rval = EIO;
|
|
break;
|
|
}
|
|
|
|
u.rdf = (qla_rd_flash_t *)data;
|
|
if ((rval = ql_rd_flash32(ha, u.rdf->off, &u.rdf->data)))
|
|
rval = ENXIO;
|
|
break;
|
|
|
|
case QLA_WR_FLASH:
|
|
|
|
ifp = ha->ifp;
|
|
|
|
if (ifp == NULL) {
|
|
rval = ENXIO;
|
|
break;
|
|
}
|
|
|
|
if (ifp->if_drv_flags & IFF_DRV_RUNNING) {
|
|
rval = ENXIO;
|
|
break;
|
|
}
|
|
|
|
if (!ha->hw.flags.fdt_valid) {
|
|
rval = EIO;
|
|
break;
|
|
}
|
|
|
|
u.wrf = (qla_wr_flash_t *)data;
|
|
if ((rval = ql_wr_flash_buffer(ha, u.wrf->off, u.wrf->size,
|
|
u.wrf->buffer))) {
|
|
printf("flash write failed[%d]\n", rval);
|
|
rval = ENXIO;
|
|
}
|
|
break;
|
|
|
|
case QLA_ERASE_FLASH:
|
|
|
|
ifp = ha->ifp;
|
|
|
|
if (ifp == NULL) {
|
|
rval = ENXIO;
|
|
break;
|
|
}
|
|
|
|
if (ifp->if_drv_flags & IFF_DRV_RUNNING) {
|
|
rval = ENXIO;
|
|
break;
|
|
}
|
|
|
|
if (!ha->hw.flags.fdt_valid) {
|
|
rval = EIO;
|
|
break;
|
|
}
|
|
|
|
u.erf = (qla_erase_flash_t *)data;
|
|
if ((rval = ql_erase_flash(ha, u.erf->off,
|
|
u.erf->size))) {
|
|
printf("flash erase failed[%d]\n", rval);
|
|
rval = ENXIO;
|
|
}
|
|
break;
|
|
|
|
case QLA_RDWR_MS_MEM:
|
|
u.mem = (qla_offchip_mem_val_t *)data;
|
|
|
|
if ((rval = ql_rdwr_offchip_mem(ha, u.mem->off, &val,
|
|
u.mem->rd)))
|
|
rval = ENXIO;
|
|
else {
|
|
u.mem->data_lo = val.data_lo;
|
|
u.mem->data_hi = val.data_hi;
|
|
u.mem->data_ulo = val.data_ulo;
|
|
u.mem->data_uhi = val.data_uhi;
|
|
}
|
|
|
|
break;
|
|
|
|
case QLA_RD_FW_DUMP_SIZE:
|
|
|
|
if (ha->hw.mdump_init == 0) {
|
|
rval = EINVAL;
|
|
break;
|
|
}
|
|
|
|
fw_dump = (qla_rd_fw_dump_t *)data;
|
|
fw_dump->minidump_size = ha->hw.mdump_buffer_size +
|
|
ha->hw.mdump_template_size;
|
|
fw_dump->pci_func = ha->pci_func;
|
|
|
|
break;
|
|
|
|
case QLA_RD_FW_DUMP:
|
|
|
|
if (ha->hw.mdump_init == 0) {
|
|
rval = EINVAL;
|
|
break;
|
|
}
|
|
|
|
fw_dump = (qla_rd_fw_dump_t *)data;
|
|
|
|
if ((fw_dump->minidump == NULL) ||
|
|
(fw_dump->minidump_size != (ha->hw.mdump_buffer_size +
|
|
ha->hw.mdump_template_size))) {
|
|
rval = EINVAL;
|
|
break;
|
|
}
|
|
|
|
if (QLA_LOCK(ha, __func__, QLA_LOCK_DEFAULT_MS_TIMEOUT, 0) == 0) {
|
|
if (!ha->hw.mdump_done)
|
|
ha->qla_initiate_recovery = 1;
|
|
QLA_UNLOCK(ha, __func__);
|
|
} else {
|
|
rval = ENXIO;
|
|
break;
|
|
}
|
|
|
|
#define QLNX_DUMP_WAIT_SECS 30
|
|
|
|
count = QLNX_DUMP_WAIT_SECS * 1000;
|
|
|
|
while (count) {
|
|
if (ha->hw.mdump_done)
|
|
break;
|
|
qla_mdelay(__func__, 100);
|
|
count -= 100;
|
|
}
|
|
|
|
if (!ha->hw.mdump_done) {
|
|
rval = ENXIO;
|
|
break;
|
|
}
|
|
|
|
if (QLA_LOCK(ha, __func__, QLA_LOCK_DEFAULT_MS_TIMEOUT, 0) == 0) {
|
|
ha->hw.mdump_done = 0;
|
|
QLA_UNLOCK(ha, __func__);
|
|
} else {
|
|
rval = ENXIO;
|
|
break;
|
|
}
|
|
|
|
if ((rval = copyout(ha->hw.mdump_template,
|
|
fw_dump->minidump, ha->hw.mdump_template_size))) {
|
|
rval = ENXIO;
|
|
break;
|
|
}
|
|
|
|
if ((rval = copyout(ha->hw.mdump_buffer,
|
|
((uint8_t *)fw_dump->minidump +
|
|
ha->hw.mdump_template_size),
|
|
ha->hw.mdump_buffer_size)))
|
|
rval = ENXIO;
|
|
break;
|
|
|
|
case QLA_RD_DRVR_STATE:
|
|
rval = ql_drvr_state(ha, (qla_driver_state_t *)data);
|
|
break;
|
|
|
|
case QLA_RD_PCI_IDS:
|
|
pci_ids = (qla_rd_pci_ids_t *)data;
|
|
pci_ids->ven_id = pci_get_vendor(pci_dev);
|
|
pci_ids->dev_id = pci_get_device(pci_dev);
|
|
pci_ids->subsys_ven_id = pci_get_subvendor(pci_dev);
|
|
pci_ids->subsys_dev_id = pci_get_subdevice(pci_dev);
|
|
pci_ids->rev_id = pci_read_config(pci_dev, PCIR_REVID, 1);
|
|
break;
|
|
|
|
default:
|
|
break;
|
|
}
|
|
|
|
return rval;
|
|
}
|
|
|
|
|
|
static int
|
|
ql_drvr_state(qla_host_t *ha, qla_driver_state_t *state)
|
|
{
|
|
int rval = 0;
|
|
uint32_t drvr_state_size;
|
|
qla_drvr_state_hdr_t *hdr;
|
|
|
|
drvr_state_size = ql_drvr_state_size(ha);
|
|
|
|
if (state->buffer == NULL) {
|
|
state->size = drvr_state_size;
|
|
return (0);
|
|
}
|
|
|
|
if (state->size < drvr_state_size)
|
|
return (ENXIO);
|
|
|
|
if (ha->hw.drvr_state == NULL)
|
|
return (ENOMEM);
|
|
|
|
hdr = ha->hw.drvr_state;
|
|
|
|
if (!hdr->drvr_version_major)
|
|
ql_capture_drvr_state(ha);
|
|
|
|
rval = copyout(ha->hw.drvr_state, state->buffer, drvr_state_size);
|
|
|
|
bzero(ha->hw.drvr_state, drvr_state_size);
|
|
|
|
return (rval);
|
|
}
|
|
|
|
static uint32_t
|
|
ql_drvr_state_size(qla_host_t *ha)
|
|
{
|
|
uint32_t drvr_state_size;
|
|
uint32_t size;
|
|
|
|
size = sizeof (qla_drvr_state_hdr_t);
|
|
drvr_state_size = QL_ALIGN(size, 64);
|
|
|
|
size = ha->hw.num_tx_rings * (sizeof (qla_drvr_state_tx_t));
|
|
drvr_state_size += QL_ALIGN(size, 64);
|
|
|
|
size = ha->hw.num_rds_rings * (sizeof (qla_drvr_state_rx_t));
|
|
drvr_state_size += QL_ALIGN(size, 64);
|
|
|
|
size = ha->hw.num_sds_rings * (sizeof (qla_drvr_state_sds_t));
|
|
drvr_state_size += QL_ALIGN(size, 64);
|
|
|
|
size = sizeof(q80_tx_cmd_t) * NUM_TX_DESCRIPTORS * ha->hw.num_tx_rings;
|
|
drvr_state_size += QL_ALIGN(size, 64);
|
|
|
|
size = sizeof(q80_recv_desc_t) * NUM_RX_DESCRIPTORS * ha->hw.num_rds_rings;
|
|
drvr_state_size += QL_ALIGN(size, 64);
|
|
|
|
size = sizeof(q80_stat_desc_t) * NUM_STATUS_DESCRIPTORS *
|
|
ha->hw.num_sds_rings;
|
|
drvr_state_size += QL_ALIGN(size, 64);
|
|
|
|
return (drvr_state_size);
|
|
}
|
|
|
|
static void
|
|
ql_get_tx_state(qla_host_t *ha, qla_drvr_state_tx_t *tx_state)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < ha->hw.num_tx_rings; i++) {
|
|
tx_state->base_p_addr = ha->hw.tx_cntxt[i].tx_ring_paddr;
|
|
tx_state->cons_p_addr = ha->hw.tx_cntxt[i].tx_cons_paddr;
|
|
tx_state->tx_prod_reg = ha->hw.tx_cntxt[i].tx_prod_reg;
|
|
tx_state->tx_cntxt_id = ha->hw.tx_cntxt[i].tx_cntxt_id;
|
|
tx_state->txr_free = ha->hw.tx_cntxt[i].txr_free;
|
|
tx_state->txr_next = ha->hw.tx_cntxt[i].txr_next;
|
|
tx_state->txr_comp = ha->hw.tx_cntxt[i].txr_comp;
|
|
tx_state++;
|
|
}
|
|
return;
|
|
}
|
|
|
|
static void
|
|
ql_get_rx_state(qla_host_t *ha, qla_drvr_state_rx_t *rx_state)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < ha->hw.num_rds_rings; i++) {
|
|
rx_state->prod_std = ha->hw.rds[i].prod_std;
|
|
rx_state->rx_next = ha->hw.rds[i].rx_next;
|
|
rx_state++;
|
|
}
|
|
return;
|
|
}
|
|
|
|
static void
|
|
ql_get_sds_state(qla_host_t *ha, qla_drvr_state_sds_t *sds_state)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < ha->hw.num_sds_rings; i++) {
|
|
sds_state->sdsr_next = ha->hw.sds[i].sdsr_next;
|
|
sds_state->sds_consumer = ha->hw.sds[i].sds_consumer;
|
|
sds_state++;
|
|
}
|
|
return;
|
|
}
|
|
|
|
void
|
|
ql_capture_drvr_state(qla_host_t *ha)
|
|
{
|
|
uint8_t *state_buffer;
|
|
uint8_t *ptr;
|
|
uint32_t drvr_state_size;
|
|
qla_drvr_state_hdr_t *hdr;
|
|
uint32_t size;
|
|
int i;
|
|
|
|
drvr_state_size = ql_drvr_state_size(ha);
|
|
|
|
state_buffer = ha->hw.drvr_state;
|
|
|
|
if (state_buffer == NULL)
|
|
return;
|
|
|
|
bzero(state_buffer, drvr_state_size);
|
|
|
|
hdr = (qla_drvr_state_hdr_t *)state_buffer;
|
|
|
|
hdr->drvr_version_major = QLA_VERSION_MAJOR;
|
|
hdr->drvr_version_minor = QLA_VERSION_MINOR;
|
|
hdr->drvr_version_build = QLA_VERSION_BUILD;
|
|
|
|
bcopy(ha->hw.mac_addr, hdr->mac_addr, ETHER_ADDR_LEN);
|
|
|
|
hdr->link_speed = ha->hw.link_speed;
|
|
hdr->cable_length = ha->hw.cable_length;
|
|
hdr->cable_oui = ha->hw.cable_oui;
|
|
hdr->link_up = ha->hw.link_up;
|
|
hdr->module_type = ha->hw.module_type;
|
|
hdr->link_faults = ha->hw.link_faults;
|
|
hdr->rcv_intr_coalesce = ha->hw.rcv_intr_coalesce;
|
|
hdr->xmt_intr_coalesce = ha->hw.xmt_intr_coalesce;
|
|
|
|
size = sizeof (qla_drvr_state_hdr_t);
|
|
hdr->tx_state_offset = QL_ALIGN(size, 64);
|
|
|
|
ptr = state_buffer + hdr->tx_state_offset;
|
|
|
|
ql_get_tx_state(ha, (qla_drvr_state_tx_t *)ptr);
|
|
|
|
size = ha->hw.num_tx_rings * (sizeof (qla_drvr_state_tx_t));
|
|
hdr->rx_state_offset = hdr->tx_state_offset + QL_ALIGN(size, 64);
|
|
ptr = state_buffer + hdr->rx_state_offset;
|
|
|
|
ql_get_rx_state(ha, (qla_drvr_state_rx_t *)ptr);
|
|
|
|
size = ha->hw.num_rds_rings * (sizeof (qla_drvr_state_rx_t));
|
|
hdr->sds_state_offset = hdr->rx_state_offset + QL_ALIGN(size, 64);
|
|
ptr = state_buffer + hdr->sds_state_offset;
|
|
|
|
ql_get_sds_state(ha, (qla_drvr_state_sds_t *)ptr);
|
|
|
|
size = ha->hw.num_sds_rings * (sizeof (qla_drvr_state_sds_t));
|
|
hdr->txr_offset = hdr->sds_state_offset + QL_ALIGN(size, 64);
|
|
ptr = state_buffer + hdr->txr_offset;
|
|
|
|
hdr->num_tx_rings = ha->hw.num_tx_rings;
|
|
hdr->txr_size = sizeof(q80_tx_cmd_t) * NUM_TX_DESCRIPTORS;
|
|
hdr->txr_entries = NUM_TX_DESCRIPTORS;
|
|
|
|
size = hdr->num_tx_rings * hdr->txr_size;
|
|
bcopy(ha->hw.dma_buf.tx_ring.dma_b, ptr, size);
|
|
|
|
hdr->rxr_offset = hdr->txr_offset + QL_ALIGN(size, 64);
|
|
ptr = state_buffer + hdr->rxr_offset;
|
|
|
|
hdr->rxr_size = sizeof(q80_recv_desc_t) * NUM_RX_DESCRIPTORS;
|
|
hdr->rxr_entries = NUM_RX_DESCRIPTORS;
|
|
hdr->num_rx_rings = ha->hw.num_rds_rings;
|
|
|
|
for (i = 0; i < ha->hw.num_rds_rings; i++) {
|
|
bcopy(ha->hw.dma_buf.rds_ring[i].dma_b, ptr, hdr->rxr_size);
|
|
ptr += hdr->rxr_size;
|
|
}
|
|
|
|
size = hdr->rxr_size * hdr->num_rx_rings;
|
|
hdr->sds_offset = hdr->rxr_offset + QL_ALIGN(size, 64);
|
|
hdr->sds_ring_size = sizeof(q80_stat_desc_t) * NUM_STATUS_DESCRIPTORS;
|
|
hdr->sds_entries = NUM_STATUS_DESCRIPTORS;
|
|
hdr->num_sds_rings = ha->hw.num_sds_rings;
|
|
|
|
ptr = state_buffer + hdr->sds_offset;
|
|
for (i = 0; i < ha->hw.num_sds_rings; i++) {
|
|
bcopy(ha->hw.dma_buf.sds_ring[i].dma_b, ptr, hdr->sds_ring_size);
|
|
ptr += hdr->sds_ring_size;
|
|
}
|
|
return;
|
|
}
|
|
|
|
void
|
|
ql_alloc_drvr_state_buffer(qla_host_t *ha)
|
|
{
|
|
uint32_t drvr_state_size;
|
|
|
|
drvr_state_size = ql_drvr_state_size(ha);
|
|
|
|
ha->hw.drvr_state = malloc(drvr_state_size, M_QLA83XXBUF, M_NOWAIT);
|
|
|
|
return;
|
|
}
|
|
|
|
void
|
|
ql_free_drvr_state_buffer(qla_host_t *ha)
|
|
{
|
|
if (ha->hw.drvr_state != NULL)
|
|
free(ha->hw.drvr_state, M_QLA83XXBUF);
|
|
return;
|
|
}
|
|
|