gallatin
1b910ffcf0
hwpmc : fix AMD perf counter MSR access ...
- amd_intr() does not account for the offset (0x200) in the counter
MSR address and ends up accessing invalid regions while reading
counter value after the 4th counter (0xC001000[8,9,..]) and
erroneously updates the counter values for counters [1-4].
- amd_intr() should only check core pmcs for interrupts since
other types of pmcs (L3,DF) cannot generate interrupts.
- fix pmc NMI's being ignored due to NMI latency on newer AMD processors
Note that this fixes a kernel panic due to GPFs accessing MSRs on
higher core count AMD cpus (seen on both Rome 7502P, and
Threadripper 2990WX 32-core CPUs)
Discussed with: markj
Submitted by: Shreyank Amartya
Differential Revision: https://reviews.freebsd.org/D21553
2019-11-07 19:54:24 +00:00
2019-10-17 19:53:55 +00:00
2019-10-21 17:59:53 +00:00
2019-10-21 18:00:17 +00:00
2019-10-21 18:05:43 +00:00
2019-10-21 18:06:06 +00:00
2019-10-21 18:06:09 +00:00
2019-10-21 18:10:46 +00:00
2019-10-21 18:06:15 +00:00
2019-10-21 18:06:19 +00:00
2019-10-21 18:06:23 +00:00
2019-10-21 18:06:26 +00:00
2019-10-21 18:10:52 +00:00
2019-10-21 18:06:31 +00:00
2019-10-21 18:10:58 +00:00
2019-10-21 18:11:02 +00:00
2019-11-03 20:39:46 +00:00
2019-10-21 18:11:08 +00:00
2019-11-07 00:08:34 +00:00
2019-11-03 20:55:28 +00:00
2019-10-21 18:11:15 +00:00
2019-10-15 03:45:41 +00:00
2019-10-21 18:11:19 +00:00
2019-11-04 22:57:36 +00:00
2019-11-02 02:05:09 +00:00
2019-10-21 18:11:28 +00:00
2019-11-06 14:55:24 +00:00
2019-10-21 18:11:32 +00:00
2019-10-25 17:56:24 +00:00
2019-10-21 18:06:53 +00:00
2019-10-21 18:06:57 +00:00
2019-10-25 09:37:54 +00:00
2019-10-21 18:07:02 +00:00
2019-11-07 19:54:24 +00:00
2019-11-04 02:29:58 +00:00
2019-10-21 18:11:38 +00:00
2019-11-03 21:00:55 +00:00
2019-10-16 14:57:38 +00:00
2019-11-05 06:34:20 +00:00
2019-10-16 18:12:22 +00:00
2019-10-21 18:11:43 +00:00
2019-11-06 17:03:06 +00:00
2019-10-21 18:07:07 +00:00
2019-10-21 18:07:11 +00:00
2019-10-21 18:11:48 +00:00
2019-10-21 18:11:54 +00:00
2019-10-15 03:45:41 +00:00
2019-11-06 20:43:40 +00:00
2019-10-21 18:07:15 +00:00
2019-10-17 16:23:03 +00:00
2019-10-14 20:23:16 +00:00
2019-10-15 17:24:21 +00:00
2019-10-21 18:07:19 +00:00
2019-10-21 18:11:58 +00:00
2019-10-22 14:20:35 +00:00
2019-10-31 21:01:34 +00:00
2019-10-21 18:07:24 +00:00
2019-10-21 18:07:28 +00:00
2019-10-18 21:32:45 +00:00
2019-11-04 22:57:36 +00:00
2019-10-21 18:12:07 +00:00
2019-10-30 20:08:10 +00:00
2019-10-20 11:11:32 +00:00
2019-10-21 18:12:12 +00:00
2019-10-21 18:12:17 +00:00
2019-10-21 18:12:21 +00:00
2019-10-21 18:12:26 +00:00
2019-10-21 18:07:32 +00:00
2019-10-21 18:07:35 +00:00
2019-10-21 18:12:31 +00:00
2019-10-16 16:03:19 +00:00
2019-10-14 20:33:14 +00:00
2019-10-21 18:07:40 +00:00
2019-10-21 18:07:44 +00:00
2019-10-21 18:07:49 +00:00
2019-10-28 23:31:22 +00:00
2019-10-21 18:07:53 +00:00
2019-10-21 18:07:56 +00:00
2019-10-25 16:30:24 +00:00
2019-10-21 18:08:03 +00:00
2019-10-21 18:12:36 +00:00
2019-11-05 00:12:21 +00:00
2019-10-21 18:08:12 +00:00
2019-10-21 17:59:02 +00:00
2019-10-21 17:59:16 +00:00
2019-10-21 18:08:16 +00:00
2019-10-17 16:38:44 +00:00
2019-10-21 18:08:20 +00:00
2019-10-17 06:21:09 +00:00
2019-10-21 18:12:40 +00:00
2019-10-15 03:45:41 +00:00
2019-10-21 18:12:58 +00:00
2019-10-21 18:08:25 +00:00
1b910ffcf0