Adrian Chadd
cdb59558b9
Begin implementing correct MIPS24K sampling mode behaviour. ...
* Add the interrupt bit in the configuration register
* Correctly set the counter register for the sampling overflow
interrupt. The interrupt is asserted when bit 31 is set.
So set the overflow value at 0x80000000 and subtract the
programmed value as appropriate.
2011-10-07 06:13:38 +00:00
2011-10-04 21:40:25 +00:00
2011-10-05 08:33:50 +00:00
2011-10-04 00:15:40 +00:00
2011-10-03 20:32:55 +00:00
2011-09-16 13:58:51 +00:00
2011-10-06 21:55:05 +00:00
2011-10-04 23:53:47 +00:00
2011-08-25 09:38:33 +00:00
2011-08-27 14:24:27 +00:00
2011-10-07 06:13:38 +00:00
2011-10-05 16:50:15 +00:00
2011-07-17 20:35:30 +00:00
2011-08-11 12:30:23 +00:00
2011-10-04 21:40:25 +00:00
2011-09-28 15:01:20 +00:00
2011-10-07 05:47:30 +00:00
2011-09-16 13:58:51 +00:00
2011-10-04 23:53:47 +00:00
2011-10-06 17:34:43 +00:00
2011-10-04 21:40:25 +00:00
2011-09-28 13:48:36 +00:00
2011-10-02 02:42:31 +00:00
2011-09-15 12:28:17 +00:00
2011-10-06 14:29:38 +00:00
2011-10-05 16:27:11 +00:00
2011-06-28 11:57:25 +00:00
2011-09-16 13:58:51 +00:00
2011-08-09 15:29:58 +00:00
2011-09-03 00:28:53 +00:00
2011-09-16 13:58:51 +00:00
2011-08-16 20:07:47 +00:00
2011-08-16 20:07:47 +00:00
2011-10-04 13:24:22 +00:00
2011-07-30 01:06:12 +00:00
2011-10-03 21:19:15 +00:00
2011-10-07 01:15:04 +00:00
2011-09-16 13:58:51 +00:00
2011-10-06 11:01:31 +00:00
2011-10-07 06:00:00 +00:00
2011-06-26 18:25:10 +00:00
2011-09-27 17:41:48 +00:00
2011-09-29 00:44:34 +00:00
2011-10-05 16:03:47 +00:00
2011-09-20 23:44:34 +00:00
cdb59558b9