23fbc06bfc
o Save and clear the LTESR register in the interrupt handler. o In lbc_read_reg(), return the saved LTESR register value if applicable (i.e. when the saved value is not invalid (read: ~0U)). o In lbc_write_reg(), clear the bits in the saved register when when it's written to and when the asved value is not invalid. o Also in lbc_write_reg(), the LTESR register is unlocked (in H/W) when bit 1 of LTEATR is cleared. We use this to invalidate our saved LTESR register value. Subsequent reads and write go to H/W directly. While here: o In lbc_read_reg() & lbc_write_reg(), add some belts and suspenders to catch when register offsets are out of range. o In lbc_attach(), initialize completely and don't leave something left for lbc_banks_enable(). |
||
---|---|---|
.. | ||
atpic.c | ||
ds1553_bus_fdt.c | ||
ds1553_core.c | ||
ds1553_reg.h | ||
fsl_sdhc.c | ||
fsl_sdhc.h | ||
i2c.c | ||
isa.c | ||
lbc.c | ||
lbc.h | ||
mpc85xx.c | ||
mpc85xx.h | ||
nexus.c | ||
pci_fdt.c |