d212022417
o recognize ixp435 cpu o change memory layout for for ixp4xx to not assume memory is aliases to 0x10000000 (Cambria/ixp435 memory starts at zero) o handle 64 irqs for ixp435 o dual EHCI USB 2.0 controller integral to ixp435 o overhaul NPE code for ixp435 and better MAC+MII naming o updated NPE firmware (including NPE-A image for ixp435/ixp465) o Gateworks Cambria board support: - IDE compact flash - MCU - front panel LED on i2c bus - Octal LED latch Sanity-tested with NFS-root on Avila and Cambria boards. Requires pending boot2 mods for CF-boot on Cambria.
37 lines
1023 B
Plaintext
37 lines
1023 B
Plaintext
#$FreeBSD$
|
|
ARM9_CACHE_WRITE_THROUGH opt_global.h
|
|
ARM_CACHE_LOCK_ENABLE opt_global.h
|
|
ARMFPE opt_global.h
|
|
ARM_KERN_DIRECTMAP opt_vm.h
|
|
ARM_USE_SMALL_ALLOC opt_global.h
|
|
AT91C_MASTER_CLOCK opt_global.h
|
|
AT91C_MAIN_CLOCK opt_at91.h
|
|
COUNTS_PER_SEC opt_timer.h
|
|
CPU_SA1100 opt_global.h
|
|
CPU_SA1110 opt_global.h
|
|
CPU_ARM9 opt_global.h
|
|
CPU_ARM9E opt_global.h
|
|
CPU_XSCALE_80219 opt_global.h
|
|
CPU_XSCALE_80321 opt_global.h
|
|
CPU_XSCALE_81342 opt_global.h
|
|
CPU_XSCALE_IXP425 opt_global.h
|
|
CPU_XSCALE_IXP435 opt_global.h
|
|
CPU_XSCALE_PXA2X0 opt_global.h
|
|
FLASHADDR opt_global.h
|
|
KERNPHYSADDR opt_global.h
|
|
KERNVIRTADDR opt_global.h
|
|
LOADERRAMADDR opt_global.h
|
|
PHYSADDR opt_global.h
|
|
PHYSMEM_SIZE opt_global.h
|
|
SKYEYE_WORKAROUNDS opt_global.h
|
|
SOC_MV_DISCOVERY opt_global.h
|
|
SOC_MV_KIRKWOOD opt_global.h
|
|
SOC_MV_ORION opt_global.h
|
|
STARTUP_PAGETABLE_ADDR opt_global.h
|
|
XSCALE_CACHE_READ_WRITE_ALLOCATE opt_global.h
|
|
XSACLE_DISABLE_CCNT opt_timer.h
|
|
VERBOSE_INIT_ARM opt_global.h
|
|
AT91_BWCT opt_at91.h
|
|
AT91_TSC opt_at91.h
|
|
AT91_KWIKBYTE opt_at91.h
|