Roger Pau Monné d4ed36cde2 pci: fix write order when sizing BARs
According to the PCI Local Specification rev. 3.0 in case of a 64-bit
BAR both the low and the high parts of the register should be set to
~0 before attempting to read back the size.

So far I have found no single device that has problems with the
previous approach, but I think it's better to stay on the safe size.

This commit should not introduce any functional change.

MFC after:		3 weeks
Sponsored by:		Citrix Systems R&D
Reviewed by:		jhb
Differential revision:	https://reviews.freebsd.org/D11750
2017-08-01 10:47:44 +00:00
..
2017-05-23 09:29:05 +00:00
2017-07-28 22:23:29 +00:00
2017-08-01 10:47:44 +00:00
2017-07-09 13:53:32 +00:00
2017-05-23 09:29:05 +00:00
2017-07-01 05:35:29 +00:00
2017-06-08 21:30:34 +00:00
2017-05-09 05:08:47 +00:00