Hans Petter Selasky dea9afcfae Some further DWC OTG improvements for full speed and low speed devices: ... - Revert r265427. It appears we are halting the DWC OTG host controller schedule if we process events only at every SOF. When doing split transactions we rely on that events are processed quickly and waiting too long might cause data loss. - We are not always able to meet the timing requirements of interrupt endpoint split transactions. Switch from INTERRUPT to CONTROL endpoint type for interrupt endpoint events until further, hence CONTROL endpoint events are more relaxed, reducing the chance of data loss. See comment in code for more in-depth explanation. - Simplify TT scheduling. MFC after: 3 days		2014-06-07 07:23:17 +00:00
..
at91dci_atmelarm.c
at91dci_fdt.c
at91dci.c	- Isochronous transfers should use the alternate next transfer	2014-05-13 13:46:38 +00:00
at91dci.h
atmegadci_atmelarm.c
atmegadci.c	- Isochronous transfers should use the alternate next transfer	2014-05-13 13:46:38 +00:00
atmegadci.h
avr32dci.c	- Isochronous transfers should use the alternate next transfer	2014-05-13 13:46:38 +00:00
avr32dci.h
dwc_otg_fdt.c	- Add softc pointer argument to FIFO functions as an optimisation.	2014-05-18 09:13:29 +00:00
dwc_otg.c	Some further DWC OTG improvements for full speed and low speed devices:	2014-06-07 07:23:17 +00:00
dwc_otg.h	Some further DWC OTG improvements for full speed and low speed devices:	2014-06-07 07:23:17 +00:00
dwc_otgreg.h	Multiple DWC OTG host mode related fixes and improvements:	2014-05-09 14:23:06 +00:00
ehci_fsl.c
ehci_imx.c	Stop calling imx51_ccm_foo() clock functions from imx6 code. Instead	2014-04-26 16:48:09 +00:00
ehci_ixp4xx.c
ehci_mv.c
ehci_pci.c
ehci.c
ehci.h
ehcireg.h
musb_otg_atmelarm.c
musb_otg.c	- Verify that we don't load more data into a FIFO than it is	2014-06-05 18:23:51 +00:00
musb_otg.h	- Verify that we don't load more data into a FIFO than it is	2014-06-05 18:23:51 +00:00
ohci_atmelarm.c
ohci_fdt.c
ohci_pci.c
ohci_s3c24x0.c
ohci.c
ohci.h
ohcireg.h
saf1761_otg_boot.c	Add ISP/SAF1761 bootloader bus interface file.	2014-05-30 13:42:11 +00:00
saf1761_otg_fdt.c	Hook the ISP/SAF1761 driver into MIPS kernel builds.	2014-05-29 10:46:09 +00:00
saf1761_otg_reg.h	Add basic support for isochronous transfers in host mode to the	2014-06-01 10:22:18 +00:00
saf1761_otg.c	Need to check the transfer cache field in the device done function	2014-06-05 18:19:48 +00:00
saf1761_otg.h	Optimise the ISP/SAF1761 driver:	2014-05-29 10:06:18 +00:00
uhci_pci.c
uhci.c
uhci.h
uhcireg.h
usb_controller.c	Hook the ISP/SAF1761 driver into MIPS kernel builds.	2014-05-29 10:46:09 +00:00
uss820dci_atmelarm.c
uss820dci.c	- Isochronous transfers should use the alternate next transfer	2014-05-13 13:46:38 +00:00
uss820dci.h
xhci_pci.c	Setting the IMOD value below 0x3F8 can cause IRQ lockups in the Intel	2014-04-27 15:41:44 +00:00
xhci.c	- Fix a bug where the TLBPC value was forced to being odd for IN	2014-05-22 11:58:15 +00:00
xhci.h	Setting the IMOD value below 0x3F8 can cause IRQ lockups in the Intel	2014-04-27 15:41:44 +00:00
xhcireg.h	Setting the IMOD value below 0x3F8 can cause IRQ lockups in the Intel	2014-04-27 15:41:44 +00:00