raj 0757a4afb5 Initial support for Freescale PowerQUICC III MPC85xx system-on-chip family.
The PQ3 is a high performance integrated communications processing system
based on the e500 core, which is an embedded RISC processor that implements
the 32-bit Book E definition of the PowerPC architecture. For details refer
to: http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=MPC8555E

This port was tested and successfully run on the following members of the PQ3
family: MPC8533, MPC8541, MPC8548, MPC8555.

The following major integrated peripherals are supported:

  * On-chip peripherals bus
  * OpenPIC interrupt controller
  * UART
  * Ethernet (TSEC)
  * Host/PCI bridge
  * QUICC engine (SCC functionality)

This commit brings the main functionality and will be followed by individual
drivers that are logically separate from this base.

Approved by:	cognet (mentor)
Obtained from:	Juniper, Semihalf
MFp4:		e500
2008-03-03 17:17:00 +00:00
..
2008-03-02 07:41:10 +00:00
2007-11-15 14:16:20 +00:00
2008-02-17 02:46:54 +00:00
2007-12-17 08:09:37 +00:00
2007-04-23 12:53:00 +00:00
2007-12-14 21:30:51 +00:00
2008-03-02 07:41:10 +00:00
2008-03-02 07:41:10 +00:00
2008-02-04 12:25:13 +00:00
2008-02-04 12:25:13 +00:00