br e5126bd290 Support RISC-V implementations that do not manage the A and D bits
(e.g. RocketChip, lowRISC and derivatives).

RISC-V page table entries support A (accessed) and D (dirty) bits. The
spec makes hardware support for these bits optional. Implementations that
do not manage these bits in hardware raise page faults for accesses to a
valid page without A set and writes to a writable page without D set.
Check for these types of faults when handling a page fault and fixup the
PTE without calling vm_fault if they occur.

Reviewed by:	jhb, markj
Approved by:	re (gjb)
Sponsored by:	DARPA, AFRL
Differential Revision:	https://reviews.freebsd.org/D17424
2018-10-18 15:25:07 +00:00
..
2018-10-09 14:27:55 +00:00
2018-10-05 17:53:47 +00:00
2018-08-23 13:21:01 +00:00
2018-10-18 15:02:57 +00:00
2018-10-15 10:29:29 +00:00
2018-10-09 14:27:55 +00:00
2018-07-15 00:31:17 +00:00
2018-09-22 17:05:49 +00:00