778a34fa2a
This is the final step required allowing to compile and to run RISC-V kernel and userland from HEAD. RISC-V is a completely open ISA that is freely available to academia and industry. Thanks to all the people involved! Special thanks to Andrew Turner, David Chisnall, Ed Maste, Konstantin Belousov, John Baldwin and Arun Thomas for their help. Thanks to Robert Watson for organizing this project. This project sponsored by UK Higher Education Innovation Fund (HEIF5) and DARPA CTSRD project at the University of Cambridge Computer Laboratory. FreeBSD/RISC-V project home: https://wiki.freebsd.org/riscv Reviewed by: andrew, emaste, kib Relnotes: Yes Sponsored by: DARPA, AFRL Sponsored by: HEIF5 Differential Revision: https://reviews.freebsd.org/D4982
14 lines
252 B
Plaintext
14 lines
252 B
Plaintext
#
|
|
# DEFAULTS -- Default kernel configuration file for FreeBSD/RISC-V
|
|
#
|
|
# $FreeBSD$
|
|
|
|
machine riscv riscv64
|
|
|
|
# Pseudo devices.
|
|
device mem # Memory and kernel memory devices
|
|
|
|
# Default partitioning schemes
|
|
options GEOM_PART_BSD
|
|
options GEOM_PART_MBR
|