77ee030b5f
Many internal structure changes for the FireWire driver. - Compute CRC in CROM parsing. - Add support for configuration ROM build. - Simplify dummy buffer handling. - busdma conversion - Use swi_taskqueue_giant for -current. Mark the interrupt routine as MPSAFE. - AR buffer handling. Don't reallocate AR buffer but just recycle it. Don't malloc and copy per packet in fwohci_arcv(). Pass packet to fw_rcv() using iovec. Application must prepare receiving buffer in advance. - Change fw_bind API so that application should pre-allocate xfer structure. - Add fw_xfer_unload() for recycling struct fw_xfer. - Add post_busreset hook - Remove unused 'sub' and 'act_type' in struct fw_xfer. - Remove npacket from struct fw_bulkxfer. - Don't call back handlers in fwochi_arcv() if the packet has not drained in AT queue - Make firewire works on big endian platform. - Use native endian for packet header and remove unnecessary ntohX/htonX. - Remove FWXFERQ_PACKET mode. We don't use it anymore. - Remove unnecessary restriction of FWSTMAXCHUNK. - Don't set root node for phy config packet if the root node is not cycle master capable but set myself for root node. We should be the root node after next bus reset. Spotted by: Yoshihiro Tabira <tabira@scd.mei.co.jp> - Improve self id handling Tested on: i386, sparc64 and i386 with forced bounce buffer
86 lines
2.9 KiB
C
86 lines
2.9 KiB
C
/*
|
|
* Copyright (c) 1998-2002 Katsushi Kobayashi and Hidetoshi Shimokawa
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the acknowledgement as bellow:
|
|
*
|
|
* This product includes software developed by K. Kobayashi and H. Shimokawa
|
|
*
|
|
* 4. The name of the author may not be used to endorse or promote products
|
|
* derived from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
|
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
* DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
|
|
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
|
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
|
|
* STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*
|
|
*/
|
|
|
|
#define FW_PHY_PHYSID_REG 0x00
|
|
#define FW_PHY_PHYSID (63<<2)
|
|
#define FW_PHY_ROOT_REG 0x00
|
|
#define FW_PHY_ROOT (1<<1)
|
|
#define FW_PHY_CPS_REG 0x00
|
|
#define FW_PHY_CPS (1<<0)
|
|
|
|
#define FW_PHY_RHB_REG 0x01
|
|
#define FW_PHY_RHB (1<<7)
|
|
#define FW_PHY_IBR_REG 0x01
|
|
#define FW_PHY_IBR (1<<6)
|
|
#define FW_PHY_ISBR_REG 0x05
|
|
#define FW_PHY_ISBR (1<<6)
|
|
#define FW_PHY_GC_REG 0x01
|
|
|
|
#define FW_PHY_SPD_REG 0x02
|
|
#define FW_PHY_SPD (3<<6)
|
|
#define FW_PHY_REV_REG 0x02
|
|
#define FW_PHY_REV (3<<4)
|
|
#define FW_PHY_NP_REG 0x02
|
|
#define FW_PHY_NP (15<<0)
|
|
|
|
#define FW_PHY_P1_REG 0x03
|
|
#define FW_PHY_P2_REG 0x04
|
|
#define FW_PHY_P3_REG 0x05
|
|
|
|
#define FW_PHY_P_ASTAT (3<<6)
|
|
#define FW_PHY_P_BSTAT (3<<4)
|
|
#define FW_PHY_P_CH (1<<3)
|
|
#define FW_PHY_P_CON (1<<2)
|
|
|
|
#define FW_PHY_LOOPINT_REG 0x06
|
|
#define FW_PHY_LOOPINT (1<<7)
|
|
#define FW_PHY_CPSINT_REG 0x06
|
|
#define FW_PHY_CPSNT (1<<6)
|
|
/*
|
|
#define FW_PHY_CPS_REG 0x06
|
|
#define FW_PHY_CPS (1<<5)
|
|
*/
|
|
#define FW_PHY_IR_REG 0x06
|
|
#define FW_PHY_IR (1<<4)
|
|
#define FW_PHY_C_REG 0x06
|
|
#define FW_PHY_C (1<<0)
|
|
|
|
#define FW_PHY_ESPD_REG 0x03
|
|
#define FW_PHY_ESPD (7<<5)
|
|
|
|
#define FW_PHY_EDEL_REG 0x03
|
|
#define FW_PHY_EDEL 15<<0
|