232 lines
6.8 KiB
C
232 lines
6.8 KiB
C
|
/* SPDX-License-Identifier: BSD-3-Clause
|
||
|
|
* Copyright 2019 Mellanox Technologies, Ltd
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef RTE_PMD_MLX5_DEVX_CMDS_H_
|
||
|
|
#define RTE_PMD_MLX5_DEVX_CMDS_H_
|
||
|
|
|
||
|
|
#include "mlx5_glue.h"
|
||
|
|
|
||
|
|
|
||
|
|
/* devX creation object */
|
||
|
|
struct mlx5_devx_obj {
|
||
|
|
struct mlx5dv_devx_obj *obj; /* The DV object. */
|
||
|
|
int id; /* The object ID. */
|
||
|
|
};
|
||
|
|
|
||
|
|
struct mlx5_devx_mkey_attr {
|
||
|
|
uint64_t addr;
|
||
|
|
uint64_t size;
|
||
|
|
uint32_t umem_id;
|
||
|
|
uint32_t pd;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* HCA qos attributes. */
|
||
|
|
struct mlx5_hca_qos_attr {
|
||
|
|
uint32_t sup:1; /* Whether QOS is supported. */
|
||
|
|
uint32_t srtcm_sup:1; /* Whether srTCM mode is supported. */
|
||
|
|
uint32_t flow_meter_reg_share:1;
|
||
|
|
/* Whether reg_c share is supported. */
|
||
|
|
uint8_t log_max_flow_meter;
|
||
|
|
/* Power of the maximum supported meters. */
|
||
|
|
uint8_t flow_meter_reg_c_ids;
|
||
|
|
/* Bitmap of the reg_Cs available for flow meter to use. */
|
||
|
|
|
||
|
|
};
|
||
|
|
|
||
|
|
/* HCA supports this number of time periods for LRO. */
|
||
|
|
#define MLX5_LRO_NUM_SUPP_PERIODS 4
|
||
|
|
|
||
|
|
/* HCA attributes. */
|
||
|
|
struct mlx5_hca_attr {
|
||
|
|
uint32_t eswitch_manager:1;
|
||
|
|
uint32_t flow_counters_dump:1;
|
||
|
|
uint8_t flow_counter_bulk_alloc_bitmap;
|
||
|
|
uint32_t eth_net_offloads:1;
|
||
|
|
uint32_t eth_virt:1;
|
||
|
|
uint32_t wqe_vlan_insert:1;
|
||
|
|
uint32_t wqe_inline_mode:2;
|
||
|
|
uint32_t vport_inline_mode:3;
|
||
|
|
uint32_t tunnel_stateless_geneve_rx:1;
|
||
|
|
uint32_t geneve_max_opt_len:1; /* 0x0: 14DW, 0x1: 63DW */
|
||
|
|
uint32_t tunnel_stateless_gtp:1;
|
||
|
|
uint32_t lro_cap:1;
|
||
|
|
uint32_t tunnel_lro_gre:1;
|
||
|
|
uint32_t tunnel_lro_vxlan:1;
|
||
|
|
uint32_t lro_max_msg_sz_mode:2;
|
||
|
|
uint32_t lro_timer_supported_periods[MLX5_LRO_NUM_SUPP_PERIODS];
|
||
|
|
uint32_t flex_parser_protocols;
|
||
|
|
uint32_t hairpin:1;
|
||
|
|
uint32_t log_max_hairpin_queues:5;
|
||
|
|
uint32_t log_max_hairpin_wq_data_sz:5;
|
||
|
|
uint32_t log_max_hairpin_num_packets:5;
|
||
|
|
uint32_t vhca_id:16;
|
||
|
|
struct mlx5_hca_qos_attr qos;
|
||
|
|
};
|
||
|
|
|
||
|
|
struct mlx5_devx_wq_attr {
|
||
|
|
uint32_t wq_type:4;
|
||
|
|
uint32_t wq_signature:1;
|
||
|
|
uint32_t end_padding_mode:2;
|
||
|
|
uint32_t cd_slave:1;
|
||
|
|
uint32_t hds_skip_first_sge:1;
|
||
|
|
uint32_t log2_hds_buf_size:3;
|
||
|
|
uint32_t page_offset:5;
|
||
|
|
uint32_t lwm:16;
|
||
|
|
uint32_t pd:24;
|
||
|
|
uint32_t uar_page:24;
|
||
|
|
uint64_t dbr_addr;
|
||
|
|
uint32_t hw_counter;
|
||
|
|
uint32_t sw_counter;
|
||
|
|
uint32_t log_wq_stride:4;
|
||
|
|
uint32_t log_wq_pg_sz:5;
|
||
|
|
uint32_t log_wq_sz:5;
|
||
|
|
uint32_t dbr_umem_valid:1;
|
||
|
|
uint32_t wq_umem_valid:1;
|
||
|
|
uint32_t log_hairpin_num_packets:5;
|
||
|
|
uint32_t log_hairpin_data_sz:5;
|
||
|
|
uint32_t single_wqe_log_num_of_strides:4;
|
||
|
|
uint32_t two_byte_shift_en:1;
|
||
|
|
uint32_t single_stride_log_num_of_bytes:3;
|
||
|
|
uint32_t dbr_umem_id;
|
||
|
|
uint32_t wq_umem_id;
|
||
|
|
uint64_t wq_umem_offset;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Create RQ attributes structure, used by create RQ operation. */
|
||
|
|
struct mlx5_devx_create_rq_attr {
|
||
|
|
uint32_t rlky:1;
|
||
|
|
uint32_t delay_drop_en:1;
|
||
|
|
uint32_t scatter_fcs:1;
|
||
|
|
uint32_t vsd:1;
|
||
|
|
uint32_t mem_rq_type:4;
|
||
|
|
uint32_t state:4;
|
||
|
|
uint32_t flush_in_error_en:1;
|
||
|
|
uint32_t hairpin:1;
|
||
|
|
uint32_t user_index:24;
|
||
|
|
uint32_t cqn:24;
|
||
|
|
uint32_t counter_set_id:8;
|
||
|
|
uint32_t rmpn:24;
|
||
|
|
struct mlx5_devx_wq_attr wq_attr;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Modify RQ attributes structure, used by modify RQ operation. */
|
||
|
|
struct mlx5_devx_modify_rq_attr {
|
||
|
|
uint32_t rqn:24;
|
||
|
|
uint32_t rq_state:4; /* Current RQ state. */
|
||
|
|
uint32_t state:4; /* Required RQ state. */
|
||
|
|
uint32_t scatter_fcs:1;
|
||
|
|
uint32_t vsd:1;
|
||
|
|
uint32_t counter_set_id:8;
|
||
|
|
uint32_t hairpin_peer_sq:24;
|
||
|
|
uint32_t hairpin_peer_vhca:16;
|
||
|
|
uint64_t modify_bitmask;
|
||
|
|
uint32_t lwm:16; /* Contained WQ lwm. */
|
||
|
|
};
|
||
|
|
|
||
|
|
struct mlx5_rx_hash_field_select {
|
||
|
|
uint32_t l3_prot_type:1;
|
||
|
|
uint32_t l4_prot_type:1;
|
||
|
|
uint32_t selected_fields:30;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* TIR attributes structure, used by TIR operations. */
|
||
|
|
struct mlx5_devx_tir_attr {
|
||
|
|
uint32_t disp_type:4;
|
||
|
|
uint32_t lro_timeout_period_usecs:16;
|
||
|
|
uint32_t lro_enable_mask:4;
|
||
|
|
uint32_t lro_max_msg_sz:8;
|
||
|
|
uint32_t inline_rqn:24;
|
||
|
|
uint32_t rx_hash_symmetric:1;
|
||
|
|
uint32_t tunneled_offload_en:1;
|
||
|
|
uint32_t indirect_table:24;
|
||
|
|
uint32_t rx_hash_fn:4;
|
||
|
|
uint32_t self_lb_block:2;
|
||
|
|
uint32_t transport_domain:24;
|
||
|
|
uint32_t rx_hash_toeplitz_key[10];
|
||
|
|
struct mlx5_rx_hash_field_select rx_hash_field_selector_outer;
|
||
|
|
struct mlx5_rx_hash_field_select rx_hash_field_selector_inner;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* RQT attributes structure, used by RQT operations. */
|
||
|
|
struct mlx5_devx_rqt_attr {
|
||
|
|
uint32_t rqt_max_size:16;
|
||
|
|
uint32_t rqt_actual_size:16;
|
||
|
|
uint32_t rq_list[];
|
||
|
|
};
|
||
|
|
|
||
|
|
/* TIS attributes structure. */
|
||
|
|
struct mlx5_devx_tis_attr {
|
||
|
|
uint32_t strict_lag_tx_port_affinity:1;
|
||
|
|
uint32_t tls_en:1;
|
||
|
|
uint32_t lag_tx_port_affinity:4;
|
||
|
|
uint32_t prio:4;
|
||
|
|
uint32_t transport_domain:24;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* SQ attributes structure, used by SQ create operation. */
|
||
|
|
struct mlx5_devx_create_sq_attr {
|
||
|
|
uint32_t rlky:1;
|
||
|
|
uint32_t cd_master:1;
|
||
|
|
uint32_t fre:1;
|
||
|
|
uint32_t flush_in_error_en:1;
|
||
|
|
uint32_t allow_multi_pkt_send_wqe:1;
|
||
|
|
uint32_t min_wqe_inline_mode:3;
|
||
|
|
uint32_t state:4;
|
||
|
|
uint32_t reg_umr:1;
|
||
|
|
uint32_t allow_swp:1;
|
||
|
|
uint32_t hairpin:1;
|
||
|
|
uint32_t user_index:24;
|
||
|
|
uint32_t cqn:24;
|
||
|
|
uint32_t packet_pacing_rate_limit_index:16;
|
||
|
|
uint32_t tis_lst_sz:16;
|
||
|
|
uint32_t tis_num:24;
|
||
|
|
struct mlx5_devx_wq_attr wq_attr;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* SQ attributes structure, used by SQ modify operation. */
|
||
|
|
struct mlx5_devx_modify_sq_attr {
|
||
|
|
uint32_t sq_state:4;
|
||
|
|
uint32_t state:4;
|
||
|
|
uint32_t hairpin_peer_rq:24;
|
||
|
|
uint32_t hairpin_peer_vhca:16;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* mlx5_devx_cmds.c */
|
||
|
|
|
||
|
|
struct mlx5_devx_obj *mlx5_devx_cmd_flow_counter_alloc(struct ibv_context *ctx,
|
||
|
|
uint32_t bulk_sz);
|
||
|
|
int mlx5_devx_cmd_destroy(struct mlx5_devx_obj *obj);
|
||
|
|
int mlx5_devx_cmd_flow_counter_query(struct mlx5_devx_obj *dcs,
|
||
|
|
int clear, uint32_t n_counters,
|
||
|
|
uint64_t *pkts, uint64_t *bytes,
|
||
|
|
uint32_t mkey, void *addr,
|
||
|
|
struct mlx5dv_devx_cmd_comp *cmd_comp,
|
||
|
|
uint64_t async_id);
|
||
|
|
int mlx5_devx_cmd_query_hca_attr(struct ibv_context *ctx,
|
||
|
|
struct mlx5_hca_attr *attr);
|
||
|
|
struct mlx5_devx_obj *mlx5_devx_cmd_mkey_create(struct ibv_context *ctx,
|
||
|
|
struct mlx5_devx_mkey_attr *attr);
|
||
|
|
int mlx5_devx_get_out_command_status(void *out);
|
||
|
|
int mlx5_devx_cmd_qp_query_tis_td(struct ibv_qp *qp, uint32_t tis_num,
|
||
|
|
uint32_t *tis_td);
|
||
|
|
struct mlx5_devx_obj *mlx5_devx_cmd_create_rq(struct ibv_context *ctx,
|
||
|
|
struct mlx5_devx_create_rq_attr *rq_attr,
|
||
|
|
int socket);
|
||
|
|
int mlx5_devx_cmd_modify_rq(struct mlx5_devx_obj *rq,
|
||
|
|
struct mlx5_devx_modify_rq_attr *rq_attr);
|
||
|
|
struct mlx5_devx_obj *mlx5_devx_cmd_create_tir(struct ibv_context *ctx,
|
||
|
|
struct mlx5_devx_tir_attr *tir_attr);
|
||
|
|
struct mlx5_devx_obj *mlx5_devx_cmd_create_rqt(struct ibv_context *ctx,
|
||
|
|
struct mlx5_devx_rqt_attr *rqt_attr);
|
||
|
|
struct mlx5_devx_obj *mlx5_devx_cmd_create_sq(struct ibv_context *ctx,
|
||
|
|
struct mlx5_devx_create_sq_attr *sq_attr);
|
||
|
|
int mlx5_devx_cmd_modify_sq(struct mlx5_devx_obj *sq,
|
||
|
|
struct mlx5_devx_modify_sq_attr *sq_attr);
|
||
|
|
struct mlx5_devx_obj *mlx5_devx_cmd_create_tis(struct ibv_context *ctx,
|
||
|
|
struct mlx5_devx_tis_attr *tis_attr);
|
||
|
|
struct mlx5_devx_obj *mlx5_devx_cmd_create_td(struct ibv_context *ctx);
|
||
|
|
int mlx5_devx_cmd_flow_dump(void *fdb_domain, void *rx_domain, void *tx_domain,
|
||
|
|
FILE *file);
|
||
|
|
#endif /* RTE_PMD_MLX5_DEVX_CMDS_H_ */
|