bus/dpaa: enable DPAA IOCTL portal driver

Userspace applications interact with DPAA blocks using this IOCTL driver.

Signed-off-by: Geoff Thorpe <geoff.thorpe@nxp.com>
Signed-off-by: Hemant Agrawal <hemant.agrawal@nxp.com>
Signed-off-by: Shreyansh Jain <shreyansh.jain@nxp.com>
This commit is contained in:
Shreyansh Jain 2017-09-28 17:59:27 +05:30 committed by Ferruh Yigit
parent 6d6b4f49a1
commit 23df396099
4 changed files with 529 additions and 1 deletions

View File

@ -43,6 +43,7 @@ CFLAGS += -Wno-cast-qual
CFLAGS += -D _GNU_SOURCE
CFLAGS += -I$(RTE_BUS_DPAA)/
CFLAGS += -I$(RTE_BUS_DPAA)/include
CFLAGS += -I$(RTE_BUS_DPAA)/base/qbman
CFLAGS += -I$(RTE_SDK)/lib/librte_eal/linuxapp/eal
CFLAGS += -I$(RTE_SDK)/lib/librte_eal/common/include
@ -60,7 +61,8 @@ SRCS-$(CONFIG_RTE_LIBRTE_DPAA_BUS) += \
base/fman/fman.c \
base/fman/fman_hw.c \
base/fman/of.c \
base/fman/netcfg_layer.c
base/fman/netcfg_layer.c \
base/qbman/process.c
# Link Pthread
LDLIBS += -lpthread

View File

@ -0,0 +1,331 @@
/*-
* This file is provided under a dual BSD/GPLv2 license. When using or
* redistributing this file, you may do so under either license.
*
* BSD LICENSE
*
* Copyright 2011-2016 Freescale Semiconductor Inc.
* Copyright 2017 NXP.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of the above-listed copyright holders nor the
* names of any contributors may be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* GPL LICENSE SUMMARY
*
* ALTERNATIVELY, this software may be distributed under the terms of the
* GNU General Public License ("GPL") as published by the Free Software
* Foundation, either version 2 of that License or (at your option) any
* later version.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDERS OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#include <assert.h>
#include <fcntl.h>
#include <unistd.h>
#include <sys/ioctl.h>
#include "process.h"
#include <fsl_usd.h>
/* As higher-level drivers will be built on top of this (dma_mem, qbman, ...),
* it's preferable that the process driver itself not provide any exported API.
* As such, combined with the fact that none of these operations are
* performance critical, it is justified to use lazy initialisation, so that's
* what the lock is for.
*/
static int fd = -1;
static pthread_mutex_t fd_init_lock = PTHREAD_MUTEX_INITIALIZER;
static int check_fd(void)
{
int ret;
if (fd >= 0)
return 0;
ret = pthread_mutex_lock(&fd_init_lock);
assert(!ret);
/* check again with the lock held */
if (fd < 0)
fd = open(PROCESS_PATH, O_RDWR);
ret = pthread_mutex_unlock(&fd_init_lock);
assert(!ret);
return (fd >= 0) ? 0 : -ENODEV;
}
#define DPAA_IOCTL_MAGIC 'u'
struct dpaa_ioctl_id_alloc {
uint32_t base; /* Return value, the start of the allocated range */
enum dpaa_id_type id_type; /* what kind of resource(s) to allocate */
uint32_t num; /* how many IDs to allocate (and return value) */
uint32_t align; /* must be a power of 2, 0 is treated like 1 */
int partial; /* whether to allow less than 'num' */
};
struct dpaa_ioctl_id_release {
/* Input; */
enum dpaa_id_type id_type;
uint32_t base;
uint32_t num;
};
struct dpaa_ioctl_id_reserve {
enum dpaa_id_type id_type;
uint32_t base;
uint32_t num;
};
#define DPAA_IOCTL_ID_ALLOC \
_IOWR(DPAA_IOCTL_MAGIC, 0x01, struct dpaa_ioctl_id_alloc)
#define DPAA_IOCTL_ID_RELEASE \
_IOW(DPAA_IOCTL_MAGIC, 0x02, struct dpaa_ioctl_id_release)
#define DPAA_IOCTL_ID_RESERVE \
_IOW(DPAA_IOCTL_MAGIC, 0x0A, struct dpaa_ioctl_id_reserve)
int process_alloc(enum dpaa_id_type id_type, uint32_t *base, uint32_t num,
uint32_t align, int partial)
{
struct dpaa_ioctl_id_alloc id = {
.id_type = id_type,
.num = num,
.align = align,
.partial = partial
};
int ret = check_fd();
if (ret)
return ret;
ret = ioctl(fd, DPAA_IOCTL_ID_ALLOC, &id);
if (ret)
return ret;
for (ret = 0; ret < (int)id.num; ret++)
base[ret] = id.base + ret;
return id.num;
}
void process_release(enum dpaa_id_type id_type, uint32_t base, uint32_t num)
{
struct dpaa_ioctl_id_release id = {
.id_type = id_type,
.base = base,
.num = num
};
int ret = check_fd();
if (ret) {
fprintf(stderr, "Process FD failure\n");
return;
}
ret = ioctl(fd, DPAA_IOCTL_ID_RELEASE, &id);
if (ret)
fprintf(stderr, "Process FD ioctl failure type %d base 0x%x num %d\n",
id_type, base, num);
}
int process_reserve(enum dpaa_id_type id_type, uint32_t base, uint32_t num)
{
struct dpaa_ioctl_id_reserve id = {
.id_type = id_type,
.base = base,
.num = num
};
int ret = check_fd();
if (ret)
return ret;
return ioctl(fd, DPAA_IOCTL_ID_RESERVE, &id);
}
/***************************************/
/* Mapping and using QMan/BMan portals */
/***************************************/
#define DPAA_IOCTL_PORTAL_MAP \
_IOWR(DPAA_IOCTL_MAGIC, 0x07, struct dpaa_ioctl_portal_map)
#define DPAA_IOCTL_PORTAL_UNMAP \
_IOW(DPAA_IOCTL_MAGIC, 0x08, struct dpaa_portal_map)
int process_portal_map(struct dpaa_ioctl_portal_map *params)
{
int ret = check_fd();
if (ret)
return ret;
ret = ioctl(fd, DPAA_IOCTL_PORTAL_MAP, params);
if (ret) {
perror("ioctl(DPAA_IOCTL_PORTAL_MAP)");
return ret;
}
return 0;
}
int process_portal_unmap(struct dpaa_portal_map *map)
{
int ret = check_fd();
if (ret)
return ret;
ret = ioctl(fd, DPAA_IOCTL_PORTAL_UNMAP, map);
if (ret) {
perror("ioctl(DPAA_IOCTL_PORTAL_UNMAP)");
return ret;
}
return 0;
}
#define DPAA_IOCTL_PORTAL_IRQ_MAP \
_IOW(DPAA_IOCTL_MAGIC, 0x09, struct dpaa_ioctl_irq_map)
int process_portal_irq_map(int ifd, struct dpaa_ioctl_irq_map *map)
{
map->fd = fd;
return ioctl(ifd, DPAA_IOCTL_PORTAL_IRQ_MAP, map);
}
int process_portal_irq_unmap(int ifd)
{
return close(ifd);
}
struct dpaa_ioctl_raw_portal {
/* inputs */
enum dpaa_portal_type type; /* Type of portal to allocate */
uint8_t enable_stash; /* set to non zero to turn on stashing */
/* Stashing attributes for the portal */
uint32_t cpu;
uint32_t cache;
uint32_t window;
/* Specifies the stash request queue this portal should use */
uint8_t sdest;
/* Specifes a specific portal index to map or QBMAN_ANY_PORTAL_IDX
* for don't care. The portal index will be populated by the
* driver when the ioctl() successfully completes.
*/
uint32_t index;
/* outputs */
uint64_t cinh;
uint64_t cena;
};
#define DPAA_IOCTL_ALLOC_RAW_PORTAL \
_IOWR(DPAA_IOCTL_MAGIC, 0x0C, struct dpaa_ioctl_raw_portal)
#define DPAA_IOCTL_FREE_RAW_PORTAL \
_IOR(DPAA_IOCTL_MAGIC, 0x0D, struct dpaa_ioctl_raw_portal)
static int process_portal_allocate(struct dpaa_ioctl_raw_portal *portal)
{
int ret = check_fd();
if (ret)
return ret;
ret = ioctl(fd, DPAA_IOCTL_ALLOC_RAW_PORTAL, portal);
if (ret) {
perror("ioctl(DPAA_IOCTL_ALLOC_RAW_PORTAL)");
return ret;
}
return 0;
}
static int process_portal_free(struct dpaa_ioctl_raw_portal *portal)
{
int ret = check_fd();
if (ret)
return ret;
ret = ioctl(fd, DPAA_IOCTL_FREE_RAW_PORTAL, portal);
if (ret) {
perror("ioctl(DPAA_IOCTL_FREE_RAW_PORTAL)");
return ret;
}
return 0;
}
int qman_allocate_raw_portal(struct dpaa_raw_portal *portal)
{
struct dpaa_ioctl_raw_portal input;
int ret;
input.type = dpaa_portal_qman;
input.index = portal->index;
input.enable_stash = portal->enable_stash;
input.cpu = portal->cpu;
input.cache = portal->cache;
input.window = portal->window;
input.sdest = portal->sdest;
ret = process_portal_allocate(&input);
if (ret)
return ret;
portal->index = input.index;
portal->cinh = input.cinh;
portal->cena = input.cena;
return 0;
}
int qman_free_raw_portal(struct dpaa_raw_portal *portal)
{
struct dpaa_ioctl_raw_portal input;
input.type = dpaa_portal_qman;
input.index = portal->index;
input.cinh = portal->cinh;
input.cena = portal->cena;
return process_portal_free(&input);
}
int bman_allocate_raw_portal(struct dpaa_raw_portal *portal)
{
struct dpaa_ioctl_raw_portal input;
int ret;
input.type = dpaa_portal_bman;
input.index = portal->index;
input.enable_stash = 0;
ret = process_portal_allocate(&input);
if (ret)
return ret;
portal->index = input.index;
portal->cinh = input.cinh;
portal->cena = input.cena;
return 0;
}
int bman_free_raw_portal(struct dpaa_raw_portal *portal)
{
struct dpaa_ioctl_raw_portal input;
input.type = dpaa_portal_bman;
input.index = portal->index;
input.cinh = portal->cinh;
input.cena = portal->cena;
return process_portal_free(&input);
}

View File

@ -0,0 +1,88 @@
/*-
* This file is provided under a dual BSD/GPLv2 license. When using or
* redistributing this file, you may do so under either license.
*
* BSD LICENSE
*
* Copyright 2010-2011 Freescale Semiconductor, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of the above-listed copyright holders nor the
* names of any contributors may be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* GPL LICENSE SUMMARY
*
* ALTERNATIVELY, this software may be distributed under the terms of the
* GNU General Public License ("GPL") as published by the Free Software
* Foundation, either version 2 of that License or (at your option) any
* later version.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDERS OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef __FSL_USD_H
#define __FSL_USD_H
#include <compat.h>
#ifdef __cplusplus
extern "C" {
#endif
#define QBMAN_ANY_PORTAL_IDX 0xffffffff
/* Obtain and free raw (unitialized) portals */
struct dpaa_raw_portal {
/* inputs */
/* set to non zero to turn on stashing */
uint8_t enable_stash;
/* Stashing attributes for the portal */
uint32_t cpu;
uint32_t cache;
uint32_t window;
/* Specifies the stash request queue this portal should use */
uint8_t sdest;
/* Specifes a specific portal index to map or QBMAN_ANY_PORTAL_IDX
* for don't care. The portal index will be populated by the
* driver when the ioctl() successfully completes.
*/
uint32_t index;
/* outputs */
uint64_t cinh;
uint64_t cena;
};
int qman_allocate_raw_portal(struct dpaa_raw_portal *portal);
int qman_free_raw_portal(struct dpaa_raw_portal *portal);
int bman_allocate_raw_portal(struct dpaa_raw_portal *portal);
int bman_free_raw_portal(struct dpaa_raw_portal *portal);
#ifdef __cplusplus
}
#endif
#endif /* __FSL_USD_H */

View File

@ -0,0 +1,107 @@
/*-
* This file is provided under a dual BSD/GPLv2 license. When using or
* redistributing this file, you may do so under either license.
*
* BSD LICENSE
*
* Copyright 2010-2011 Freescale Semiconductor, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of the above-listed copyright holders nor the
* names of any contributors may be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* GPL LICENSE SUMMARY
*
* ALTERNATIVELY, this software may be distributed under the terms of the
* GNU General Public License ("GPL") as published by the Free Software
* Foundation, either version 2 of that License or (at your option) any
* later version.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDERS OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef __PROCESS_H
#define __PROCESS_H
#include <compat.h>
/* The process device underlies process-wide user/kernel interactions, such as
* mapping dma_mem memory and providing accompanying ioctl()s. (This isn't used
* for portals, which use one UIO device each.).
*/
#define PROCESS_PATH "/dev/fsl-usdpaa"
/* Allocation of resource IDs uses a generic interface. This enum is used to
* distinguish between the type of underlying object being manipulated.
*/
enum dpaa_id_type {
dpaa_id_fqid,
dpaa_id_bpid,
dpaa_id_qpool,
dpaa_id_cgrid,
dpaa_id_max /* <-- not a valid type, represents the number of types */
};
int process_alloc(enum dpaa_id_type id_type, uint32_t *base, uint32_t num,
uint32_t align, int partial);
void process_release(enum dpaa_id_type id_type, uint32_t base, uint32_t num);
int process_reserve(enum dpaa_id_type id_type, uint32_t base, uint32_t num);
/* Mapping and using QMan/BMan portals */
enum dpaa_portal_type {
dpaa_portal_qman,
dpaa_portal_bman,
};
struct dpaa_ioctl_portal_map {
/* Input parameter, is a qman or bman portal required. */
enum dpaa_portal_type type;
/* Specifes a specific portal index to map or 0xffffffff
* for don't care.
*/
uint32_t index;
/* Return value if the map succeeds, this gives the mapped
* cache-inhibited (cinh) and cache-enabled (cena) addresses.
*/
struct dpaa_portal_map {
void *cinh;
void *cena;
} addr;
/* Qman-specific return values */
u16 channel;
uint32_t pools;
};
int process_portal_map(struct dpaa_ioctl_portal_map *params);
int process_portal_unmap(struct dpaa_portal_map *map);
struct dpaa_ioctl_irq_map {
enum dpaa_portal_type type; /* Type of portal to map */
int fd; /* File descriptor that contains the portal */
void *portal_cinh; /* Cache inhibited area to identify the portal */
};
int process_portal_irq_map(int fd, struct dpaa_ioctl_irq_map *irq);
int process_portal_irq_unmap(int fd);
#endif /* __PROCESS_H */