d/numam-dpdk
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

common/qat: add gen-specific queue pair function

Browse Source 
This patch adds the queue pair data structure and function
prototypes for different QAT generations.

Signed-off-by: Fan Zhang <roy.fan.zhang@intel.com>
Acked-by: Ciara Power <ciara.power@intel.com>
This commit is contained in:
Fan Zhang 2021-11-04 10:34:51 +00:00 committed by Akhil Goyal
parent 5438e4ec8b
commit 5dbc8beacf
2 changed files with 71 additions and 35 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
drivers/common/qat/qat_qp.c
View File

@ -34,6 +34,9 @@
ADF_CSR_WR(csr_addr, ADF_ARB_RINGSRVARBEN_OFFSET + \
(ADF_ARB_REG_SLOT * index), value)
struct qat_qp_hw_spec_funcs*
qat_qp_hw_spec[QAT_N_GENS];
__extension__
const struct qat_qp_hw_data qat_gen1_qps[QAT_MAX_SERVICES]
[ADF_MAX_QPS_ON_ANY_SERVICE] = {

103
drivers/common/qat/qat_qp.h
View File

@ -7,8 +7,6 @@
#include "qat_common.h"
#include "adf_transport_access_macros.h"
struct qat_pci_device;
#define QAT_CSR_HEAD_WRITE_THRESH 32U
/* number of requests to accumulate before writing head CSR */
@ -24,37 +22,7 @@ struct qat_pci_device;
#define QAT_GEN4_BUNDLE_NUM 4
#define QAT_GEN4_QPS_PER_BUNDLE_NUM 1
/**
* Structure with data needed for creation of queue pair.
*/
struct qat_qp_hw_data {
enum qat_service_type service_type;
uint8_t hw_bundle_num;
uint8_t tx_ring_num;
uint8_t rx_ring_num;
uint16_t tx_msg_size;
uint16_t rx_msg_size;
};
/**
* Structure with data needed for creation of queue pair on gen4.
*/
struct qat_qp_gen4_data {
struct qat_qp_hw_data qat_qp_hw_data;
uint8_t reserved;
uint8_t valid;
};
/**
* Structure with data needed for creation of queue pair.
*/
struct qat_qp_config {
const struct qat_qp_hw_data *hw;
uint32_t nb_descriptors;
uint32_t cookie_size;
int socket_id;
const char *service_str;
};
struct qat_pci_device;
/**
* Structure associated with each queue.
@ -96,8 +64,28 @@ struct qat_qp {
uint16_t min_enq_burst_threshold;
} __rte_cache_aligned;
extern const struct qat_qp_hw_data qat_gen1_qps[][ADF_MAX_QPS_ON_ANY_SERVICE];
extern const struct qat_qp_hw_data qat_gen3_qps[][ADF_MAX_QPS_ON_ANY_SERVICE];
/**
* Structure with data needed for creation of queue pair.
*/
struct qat_qp_hw_data {
enum qat_service_type service_type;
uint8_t hw_bundle_num;
uint8_t tx_ring_num;
uint8_t rx_ring_num;
uint16_t tx_msg_size;
uint16_t rx_msg_size;
};
/**
* Structure with data needed for creation of queue pair.
*/
struct qat_qp_config {
const struct qat_qp_hw_data *hw;
uint32_t nb_descriptors;
uint32_t cookie_size;
int socket_id;
const char *service_str;
};
uint16_t
qat_enqueue_op_burst(void *qp, void **ops, uint16_t nb_ops);
@ -136,4 +124,49 @@ qat_select_valid_queue(struct qat_pci_device *qat_dev, int qp_id,
int
qat_read_qp_config(struct qat_pci_device *qat_dev);
/**
* Function prototypes for GENx specific queue pair operations.
**/
typedef int (*qat_qp_rings_per_service_t)
(struct qat_pci_device *, enum qat_service_type);
typedef void (*qat_qp_build_ring_base_t)(void *, struct qat_queue *);
typedef void (*qat_qp_adf_arb_enable_t)(const struct qat_queue *, void *,
rte_spinlock_t *);
typedef void (*qat_qp_adf_arb_disable_t)(const struct qat_queue *, void *,
rte_spinlock_t *);
typedef void (*qat_qp_adf_configure_queues_t)(struct qat_qp *);
typedef void (*qat_qp_csr_write_tail_t)(struct qat_qp *qp, struct qat_queue *q);
typedef void (*qat_qp_csr_write_head_t)(struct qat_qp *qp, struct qat_queue *q,
uint32_t new_head);
typedef void (*qat_qp_csr_setup_t)(struct qat_pci_device*, void *,
struct qat_qp *);
typedef const struct qat_qp_hw_data * (*qat_qp_get_hw_data_t)(
struct qat_pci_device *dev, enum qat_service_type service_type,
uint16_t qp_id);
struct qat_qp_hw_spec_funcs {
qat_qp_rings_per_service_t qat_qp_rings_per_service;
qat_qp_build_ring_base_t qat_qp_build_ring_base;
qat_qp_adf_arb_enable_t qat_qp_adf_arb_enable;
qat_qp_adf_arb_disable_t qat_qp_adf_arb_disable;
qat_qp_adf_configure_queues_t qat_qp_adf_configure_queues;
qat_qp_csr_write_tail_t qat_qp_csr_write_tail;
qat_qp_csr_write_head_t qat_qp_csr_write_head;
qat_qp_csr_setup_t qat_qp_csr_setup;
qat_qp_get_hw_data_t qat_qp_get_hw_data;
};
extern struct qat_qp_hw_spec_funcs *qat_qp_hw_spec[];
extern const struct qat_qp_hw_data qat_gen1_qps[][ADF_MAX_QPS_ON_ANY_SERVICE];
extern const struct qat_qp_hw_data qat_gen3_qps[][ADF_MAX_QPS_ON_ANY_SERVICE];
#endif /* _QAT_QP_H_ */