bus/fslmc: use DMB OSHST for synchronization before I/O
Outer Shareable Store (oshst) is sufficient for Data Memory Barrier (dmb) when doing IO on the interface via QBMAN. This will sync L3/DDR with the L1/L2 cached data. Signed-off-by: Nipun Gupta <nipun.gupta@nxp.com> Acked-by: Hemant Agrawal <hemant.agrawal@nxp.com>
This commit is contained in:
parent
f48cd6c6cb
commit
88bde3f423
@ -1,7 +1,7 @@
|
|||||||
/* SPDX-License-Identifier: BSD-3-Clause
|
/* SPDX-License-Identifier: BSD-3-Clause
|
||||||
*
|
*
|
||||||
* Copyright (c) 2008-2016 Freescale Semiconductor, Inc.
|
* Copyright (c) 2008-2016 Freescale Semiconductor, Inc.
|
||||||
* Copyright 2017 NXP
|
* Copyright 2017,2021 NXP
|
||||||
*
|
*
|
||||||
*/
|
*/
|
||||||
|
|
||||||
@ -81,7 +81,7 @@ do { \
|
|||||||
#define __raw_readl(p) (*(const volatile unsigned int *)(p))
|
#define __raw_readl(p) (*(const volatile unsigned int *)(p))
|
||||||
#define __raw_writel(v, p) {*(volatile unsigned int *)(p) = (v); }
|
#define __raw_writel(v, p) {*(volatile unsigned int *)(p) = (v); }
|
||||||
|
|
||||||
#define dma_wmb() rte_smp_mb()
|
#define dma_wmb() rte_io_wmb()
|
||||||
|
|
||||||
#define atomic_t rte_atomic32_t
|
#define atomic_t rte_atomic32_t
|
||||||
#define atomic_read(v) rte_atomic32_read(v)
|
#define atomic_read(v) rte_atomic32_read(v)
|
||||||
|
Loading…
Reference in New Issue
Block a user