d/numam-dpdk
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

mempool/cnxk: add cn10k mempool operations

Browse Source 
Add Marvell CN10k mempool ops and implement CN10k mempool alloc.

CN10k has 64 bytes L1D cache line size. Hence the CN10k mempool
alloc does not make the element size an odd multiple L1D cache
line size as NPA requires the element sizes to be multiples of
128 bytes.

Signed-off-by: Ashwin Sekhar T K <asekhar@marvell.com>
This commit is contained in:
Ashwin Sekhar T K 2021-04-08 15:20:45 +05:30 committed by Jerin Jacob
parent 2655241a7e
commit 89627db18f
4 changed files with 59 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
doc/guides/mempool/cnxk.rst
View File

@ -80,3 +80,7 @@ Standalone mempool device
device. In case, if end user need to run mempool as a standalone device
(without ethdev or eventdev), end user needs to bind a mempool device using
``usertools/dpdk-devbind.py``
Example command to run ``mempool_autotest`` test with standalone CN10K NPA device::
echo "mempool_autotest" | <build_dir>/app/test/dpdk-test -c 0xf0 --mbuf-pool-ops-name="cn10k_mempool_ops"

52
drivers/mempool/cnxk/cn10k_mempool_ops.c Normal file
View File

@ -0,0 +1,52 @@
/* SPDX-License-Identifier: BSD-3-Clause
* Copyright(C) 2021 Marvell.
*/
#include <rte_mempool.h>
#include "roc_api.h"
#include "cnxk_mempool.h"
static int
cn10k_mempool_alloc(struct rte_mempool *mp)
{
uint32_t block_size;
size_t padding;
block_size = mp->elt_size + mp->header_size + mp->trailer_size;
/* Align header size to ROC_ALIGN */
if (mp->header_size % ROC_ALIGN != 0) {
padding = RTE_ALIGN_CEIL(mp->header_size, ROC_ALIGN) -
mp->header_size;
mp->header_size += padding;
block_size += padding;
}
/* Align block size to ROC_ALIGN */
if (block_size % ROC_ALIGN != 0) {
padding = RTE_ALIGN_CEIL(block_size, ROC_ALIGN) - block_size;
mp->trailer_size += padding;
block_size += padding;
}
return cnxk_mempool_alloc(mp);
}
static void
cn10k_mempool_free(struct rte_mempool *mp)
{
cnxk_mempool_free(mp);
}
static struct rte_mempool_ops cn10k_mempool_ops = {
.name = "cn10k_mempool_ops",
.alloc = cn10k_mempool_alloc,
.free = cn10k_mempool_free,
.enqueue = cnxk_mempool_enq,
.dequeue = cnxk_mempool_deq,
.get_count = cnxk_mempool_get_count,
.calc_mem_size = cnxk_mempool_calc_mem_size,
.populate = cnxk_mempool_populate,
};
MEMPOOL_REGISTER_OPS(cn10k_mempool_ops);

2
drivers/mempool/cnxk/cnxk_mempool_ops.c
View File

@ -177,7 +177,7 @@ cnxk_mempool_plt_init(void)
if (roc_model_is_cn9k())
rte_mbuf_set_platform_mempool_ops("cn9k_mempool_ops");
else if (roc_model_is_cn10k())
rte_mbuf_set_platform_mempool_ops("cnxk_mempool_ops");
rte_mbuf_set_platform_mempool_ops("cn10k_mempool_ops");
return 0;
}

3
drivers/mempool/cnxk/meson.build
View File

@ -10,6 +10,7 @@ endif
sources = files('cnxk_mempool.c',
'cnxk_mempool_ops.c',
'cn9k_mempool_ops.c')
'cn9k_mempool_ops.c',
'cn10k_mempool_ops.c')
deps += ['eal', 'mbuf', 'kvargs', 'bus_pci', 'common_cnxk', 'mempool']