common/octeontx2: add IO handling APIs
Various octeontx2 drivers use IO handling API, added octeontx2 specific IO handling routines in the common code. Since some of those implementations are based on arm64 instructions added the stub to compile the code on non arm64 ISA. The non arm64 ISA stub is possible due to the fact that it is an integrated controller i.e runs only on Marvell HW. Signed-off-by: Jerin Jacob <jerinj@marvell.com> Signed-off-by: Nithin Dabilpuram <ndabilpuram@marvell.com> Signed-off-by: Pavan Nikhilesh <pbhagavatula@marvell.com>
This commit is contained in:
Jerin Jacob
Thomas Monjalon
parent
371d3212cb
commit
8a4f835971
@ -6,6 +6,8 @@
|
||||
#define _OTX2_COMMON_H_
|
||||
|
||||
#include <rte_common.h>
|
||||
#include <rte_io.h>
|
||||
#include <rte_memory.h>
|
||||
|
||||
#include "hw/otx2_rvu.h"
|
||||
#include "hw/otx2_nix.h"
|
||||
@ -31,4 +33,14 @@
|
||||
#define __hot __attribute__((hot))
|
||||
#endif
|
||||
|
||||
/* IO Access */
|
||||
#define otx2_read64(addr) rte_read64_relaxed((void *)(addr))
|
||||
#define otx2_write64(val, addr) rte_write64_relaxed((val), (void *)(addr))
|
||||
|
||||
#if defined(RTE_ARCH_ARM64)
|
||||
#include "otx2_io_arm64.h"
|
||||
#else
|
||||
#include "otx2_io_generic.h"
|
||||
#endif
|
||||
|
||||
#endif /* _OTX2_COMMON_H_ */
|
||||
|
||||
95
drivers/common/octeontx2/otx2_io_arm64.h
Normal file
95
drivers/common/octeontx2/otx2_io_arm64.h
Normal file
@ -0,0 +1,95 @@
|
||||
/* SPDX-License-Identifier: BSD-3-Clause
|
||||
* Copyright(C) 2019 Marvell International Ltd.
|
||||
*/
|
||||
|
||||
#ifndef _OTX2_IO_ARM64_H_
|
||||
#define _OTX2_IO_ARM64_H_
|
||||
|
||||
#define otx2_load_pair(val0, val1, addr) ({ \
|
||||
asm volatile( \
|
||||
"ldp %x[x0], %x[x1], [%x[p1]]" \
|
||||
:[x0]"=r"(val0), [x1]"=r"(val1) \
|
||||
:[p1]"r"(addr) \
|
||||
); })
|
||||
|
||||
#define otx2_store_pair(val0, val1, addr) ({ \
|
||||
asm volatile( \
|
||||
"stp %x[x0], %x[x1], [%x[p1]]" \
|
||||
::[x0]"r"(val0), [x1]"r"(val1), [p1]"r"(addr) \
|
||||
); })
|
||||
|
||||
#define otx2_prefetch_store_keep(ptr) ({\
|
||||
asm volatile("prfm pstl1keep, [%x0]\n" : : "r" (ptr)); })
|
||||
|
||||
static __rte_always_inline uint64_t
|
||||
otx2_atomic64_add_nosync(int64_t incr, int64_t *ptr)
|
||||
{
|
||||
uint64_t result;
|
||||
|
||||
/* Atomic add with no ordering */
|
||||
asm volatile (
|
||||
".cpu generic+lse\n"
|
||||
"ldadd %x[i], %x[r], [%[b]]"
|
||||
: [r] "=r" (result), "+m" (*ptr)
|
||||
: [i] "r" (incr), [b] "r" (ptr)
|
||||
: "memory");
|
||||
return result;
|
||||
}
|
||||
|
||||
static __rte_always_inline uint64_t
|
||||
otx2_atomic64_add_sync(int64_t incr, int64_t *ptr)
|
||||
{
|
||||
uint64_t result;
|
||||
|
||||
/* Atomic add with ordering */
|
||||
asm volatile (
|
||||
".cpu generic+lse\n"
|
||||
"ldadda %x[i], %x[r], [%[b]]"
|
||||
: [r] "=r" (result), "+m" (*ptr)
|
||||
: [i] "r" (incr), [b] "r" (ptr)
|
||||
: "memory");
|
||||
return result;
|
||||
}
|
||||
|
||||
static __rte_always_inline uint64_t
|
||||
otx2_lmt_submit(rte_iova_t io_address)
|
||||
{
|
||||
uint64_t result;
|
||||
|
||||
asm volatile (
|
||||
".cpu generic+lse\n"
|
||||
"ldeor xzr,%x[rf],[%[rs]]" :
|
||||
[rf] "=r"(result): [rs] "r"(io_address));
|
||||
return result;
|
||||
}
|
||||
|
||||
static __rte_always_inline void
|
||||
otx2_lmt_mov(void *out, const void *in, const uint32_t lmtext)
|
||||
{
|
||||
volatile const __uint128_t *src128 = (const __uint128_t *)in;
|
||||
volatile __uint128_t *dst128 = (__uint128_t *)out;
|
||||
dst128[0] = src128[0];
|
||||
dst128[1] = src128[1];
|
||||
/* lmtext receives following value:
|
||||
* 1: NIX_SUBDC_EXT needed i.e. tx vlan case
|
||||
* 2: NIX_SUBDC_EXT + NIX_SUBDC_MEM i.e. tstamp case
|
||||
*/
|
||||
if (lmtext) {
|
||||
dst128[2] = src128[2];
|
||||
if (lmtext > 1)
|
||||
dst128[3] = src128[3];
|
||||
}
|
||||
}
|
||||
|
||||
static __rte_always_inline void
|
||||
otx2_lmt_mov_seg(void *out, const void *in, const uint16_t segdw)
|
||||
{
|
||||
volatile const __uint128_t *src128 = (const __uint128_t *)in;
|
||||
volatile __uint128_t *dst128 = (__uint128_t *)out;
|
||||
uint8_t i;
|
||||
|
||||
for (i = 0; i < segdw; i++)
|
||||
dst128[i] = src128[i];
|
||||
}
|
||||
|
||||
#endif /* _OTX2_IO_ARM64_H_ */
|
||||
63
drivers/common/octeontx2/otx2_io_generic.h
Normal file
63
drivers/common/octeontx2/otx2_io_generic.h
Normal file
@ -0,0 +1,63 @@
|
||||
/* SPDX-License-Identifier: BSD-3-Clause
|
||||
* Copyright(C) 2019 Marvell International Ltd.
|
||||
*/
|
||||
|
||||
#ifndef _OTX2_IO_GENERIC_H_
|
||||
#define _OTX2_IO_GENERIC_H_
|
||||
|
||||
#define otx2_load_pair(val0, val1, addr) \
|
||||
do { \
|
||||
val0 = rte_read64_relaxed((void *)(addr)); \
|
||||
val1 = rte_read64_relaxed((uint8_t *)(addr) + 8); \
|
||||
} while (0)
|
||||
|
||||
#define otx2_store_pair(val0, val1, addr) \
|
||||
do { \
|
||||
rte_write64_relaxed(val0, (void *)(addr)); \
|
||||
rte_write64_relaxed(val1, (((uint8_t *)(addr)) + 8)); \
|
||||
} while (0)
|
||||
|
||||
#define otx2_prefetch_store_keep(ptr) do {} while (0)
|
||||
|
||||
static inline uint64_t
|
||||
otx2_atomic64_add_nosync(int64_t incr, int64_t *ptr)
|
||||
{
|
||||
RTE_SET_USED(ptr);
|
||||
RTE_SET_USED(incr);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static inline uint64_t
|
||||
otx2_atomic64_add_sync(int64_t incr, int64_t *ptr)
|
||||
{
|
||||
RTE_SET_USED(ptr);
|
||||
RTE_SET_USED(incr);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static inline int64_t
|
||||
otx2_lmt_submit(uint64_t io_address)
|
||||
{
|
||||
RTE_SET_USED(io_address);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static __rte_always_inline void
|
||||
otx2_lmt_mov(void *out, const void *in, const uint32_t lmtext)
|
||||
{
|
||||
RTE_SET_USED(out);
|
||||
RTE_SET_USED(in);
|
||||
RTE_SET_USED(lmtext);
|
||||
}
|
||||
|
||||
static __rte_always_inline void
|
||||
otx2_lmt_mov_seg(void *out, const void *in, const uint16_t segdw)
|
||||
{
|
||||
RTE_SET_USED(out);
|
||||
RTE_SET_USED(in);
|
||||
RTE_SET_USED(segdw);
|
||||
}
|
||||
#endif /* _OTX2_IO_GENERIC_H_ */
|
||||
Loading…
Reference in New Issue
Block a user