net/mlx5: fix event queue number query
When a Rx\Tx queue is created by DevX, its CQ configuration should include the EQ number of the interrupts. The EQ is managed by the kernel and there is a glue API in order to query the EQ number from the kernel. The EQ query API gets a vector number specifies the kernel vector of the interrupt handling. The vector number was wrongly detected according to the configuration CPU instead of using the device attributes of the supported vectors. The CPU was wrongly detected by the rte_lcore_to_cpu_id API without any check, and in case of non-EAL thread context the value was 0xFFFFFFFF which caused a failure in the EQ number query API. Use vector 0 for each EQ number query which must be supported by the kernel. Fixes:08d1838f64
("net/mlx5: implement CQ for Rx using DevX API") Fixes:d133f4cdb7
("net/mlx5: create clock queue for packet pacing") Cc: stable@dpdk.org Signed-off-by: Matan Azrad <matan@nvidia.com> Acked-by: Viacheslav Ovsiienko <viacheslavo@nvidia.com>
This commit is contained in:
parent
9ab9d46ab9
commit
8dc775d8b1
@ -947,10 +947,8 @@ mlx5_alloc_shared_dev_ctx(const struct mlx5_dev_spawn_data *spawn,
|
||||
goto error;
|
||||
}
|
||||
if (sh->devx) {
|
||||
uint32_t lcore = (uint32_t)rte_lcore_to_cpu_id(-1);
|
||||
|
||||
/* Query the EQN for this core. */
|
||||
err = mlx5_glue->devx_query_eqn(sh->ctx, lcore, &sh->eqn);
|
||||
err = mlx5_glue->devx_query_eqn(sh->ctx, 0, &sh->eqn);
|
||||
if (err) {
|
||||
rte_errno = errno;
|
||||
DRV_LOG(ERR, "Failed to query event queue number %d.",
|
||||
|
Loading…
Reference in New Issue
Block a user