eal/x86: fix some CPU extended features definitions
Caught while checking CPUID related stuff in OVS. According to [1], for Structured Extended Feature Flags Enumeration Leaf (EAX = 0x07H, ECX = 0): - BMI1 is associated to EBX, bit 3 (was incorrectly 2), - SMEP is associated to EBX, bit 7 (was incorrectly 6), - BMI2 is associated to EBX, bit 8 (was incorrectly 7), - ERMS is associated to EBX, bit 9 (was incorrectly 8), 1: https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf Fixes: af75078fece3 ("first public release") Cc: stable@dpdk.org Signed-off-by: David Marchand <david.marchand@redhat.com> Acked-by: Bruce Richardson <bruce.richardson@intel.com>
This commit is contained in:
parent
24d5a1ce6b
commit
aae3037ab1
@ -100,12 +100,12 @@ const struct feature_entry rte_cpu_feature_table[] = {
|
||||
FEAT_DEF(ENERGY_EFF, 0x00000006, 0, RTE_REG_ECX, 3)
|
||||
|
||||
FEAT_DEF(FSGSBASE, 0x00000007, 0, RTE_REG_EBX, 0)
|
||||
FEAT_DEF(BMI1, 0x00000007, 0, RTE_REG_EBX, 2)
|
||||
FEAT_DEF(BMI1, 0x00000007, 0, RTE_REG_EBX, 3)
|
||||
FEAT_DEF(HLE, 0x00000007, 0, RTE_REG_EBX, 4)
|
||||
FEAT_DEF(AVX2, 0x00000007, 0, RTE_REG_EBX, 5)
|
||||
FEAT_DEF(SMEP, 0x00000007, 0, RTE_REG_EBX, 6)
|
||||
FEAT_DEF(BMI2, 0x00000007, 0, RTE_REG_EBX, 7)
|
||||
FEAT_DEF(ERMS, 0x00000007, 0, RTE_REG_EBX, 8)
|
||||
FEAT_DEF(SMEP, 0x00000007, 0, RTE_REG_EBX, 7)
|
||||
FEAT_DEF(BMI2, 0x00000007, 0, RTE_REG_EBX, 8)
|
||||
FEAT_DEF(ERMS, 0x00000007, 0, RTE_REG_EBX, 9)
|
||||
FEAT_DEF(INVPCID, 0x00000007, 0, RTE_REG_EBX, 10)
|
||||
FEAT_DEF(RTM, 0x00000007, 0, RTE_REG_EBX, 11)
|
||||
FEAT_DEF(AVX512F, 0x00000007, 0, RTE_REG_EBX, 16)
|
||||
|
Loading…
x
Reference in New Issue
Block a user