d/numam-dpdk
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

common/mlx5: add DevX attributes for compress

Browse Source 
Add the DevX attributes for compress related engines:
	- compress
	- decompress
	- dma

Signed-off-by: Matan Azrad <matan@nvidia.com>
Acked-by: Viacheslav Ovsiienko <viacheslavo@nvidia.com>
This commit is contained in:
Matan Azrad 2021-01-20 11:29:25 +00:00 committed by Akhil Goyal
parent 7a13a3939d
commit ae5c165b93
3 changed files with 33 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
drivers/common/mlx5/mlx5_devx_cmds.c
View File

@ -732,6 +732,16 @@ mlx5_devx_cmd_query_hca_attr(void *ctx,
attr->log_max_pd = MLX5_GET(cmd_hca_cap, hcattr, log_max_pd);
attr->log_max_srq = MLX5_GET(cmd_hca_cap, hcattr, log_max_srq);
attr->log_max_srq_sz = MLX5_GET(cmd_hca_cap, hcattr, log_max_srq_sz);
attr->mmo_dma_en = MLX5_GET(cmd_hca_cap, hcattr, dma_mmo);
attr->mmo_compress_en = MLX5_GET(cmd_hca_cap, hcattr, compress);
attr->mmo_decompress_en = MLX5_GET(cmd_hca_cap, hcattr, decompress);
attr->compress_min_block_size = MLX5_GET(cmd_hca_cap, hcattr,
compress_min_block_size);
attr->log_max_mmo_dma = MLX5_GET(cmd_hca_cap, hcattr, log_dma_mmo_size);
attr->log_max_mmo_compress = MLX5_GET(cmd_hca_cap, hcattr,
log_compress_mmo_size);
attr->log_max_mmo_decompress = MLX5_GET(cmd_hca_cap, hcattr,
log_decompress_mmo_size);
if (attr->qos.sup) {
MLX5_SET(query_hca_cap_in, in, op_mod,
MLX5_GET_HCA_CAP_OP_MOD_QOS_CAP |

7
drivers/common/mlx5/mlx5_devx_cmds.h
View File

@ -130,6 +130,13 @@ struct mlx5_hca_attr {
uint32_t log_max_srq;
uint32_t log_max_srq_sz;
uint32_t rss_ind_tbl_cap;
uint32_t mmo_dma_en:1;
uint32_t mmo_compress_en:1;
uint32_t mmo_decompress_en:1;
uint32_t compress_min_block_size:4;
uint32_t log_max_mmo_dma:5;
uint32_t log_max_mmo_compress:5;
uint32_t log_max_mmo_decompress:5;
};
struct mlx5_devx_wq_attr {

18
drivers/common/mlx5/mlx5_prm.h
View File

@ -1127,7 +1127,15 @@ enum {
struct mlx5_ifc_cmd_hca_cap_bits {
u8 reserved_at_0[0x30];
u8 vhca_id[0x10];
u8 reserved_at_40[0x40];
u8 reserved_at_40[0x20];
u8 reserved_at_60[0x3];
u8 log_regexp_scatter_gather_size[0x5];
u8 reserved_at_68[0x3];
u8 log_dma_mmo_size[0x5];
u8 reserved_at_70[0x3];
u8 log_compress_mmo_size[0x5];
u8 reserved_at_78[0x3];
u8 log_decompress_mmo_size[0x5];
u8 log_max_srq_sz[0x8];
u8 log_max_qp_sz[0x8];
u8 reserved_at_90[0x9];
@ -1175,7 +1183,13 @@ struct mlx5_ifc_cmd_hca_cap_bits {
u8 log_max_ra_res_dc[0x6];
u8 reserved_at_140[0xa];
u8 log_max_ra_req_qp[0x6];
u8 reserved_at_150[0xa];
u8 rtr2rts_qp_counters_set_id[0x1];
u8 rts2rts_udp_sport[0x1];
u8 rts2rts_lag_tx_port_affinity[0x1];
u8 dma_mmo[0x1];
u8 compress_min_block_size[0x4];
u8 compress[0x1];
u8 decompress[0x1];
u8 log_max_ra_res_qp[0x6];
u8 end_pad[0x1];
u8 cc_query_allowed[0x1];