rename private header files

Some of the internal header files have 'rte_' prefix
and some don't.
Remove 'rte_' prefix from all internal header files.

Suggested-by: Thomas Monjalon <thomas@monjalon.net>
Signed-off-by: Dharmik Thakkar <dharmik.thakkar@arm.com>
Reviewed-by: Phil Yang <phil.yang@arm.com>
Reviewed-by: Ruifeng Wang <ruifeng.wang@arm.com>
This commit is contained in:
Dharmik Thakkar 2019-10-21 19:19:45 -05:00 committed by Thomas Monjalon
parent fe35622659
commit b28f28ae80
42 changed files with 75 additions and 75 deletions

View File

@ -2,8 +2,8 @@
* Copyright(c) 2018 Cavium Networks
*/
#ifndef _RTE_ZLIB_PMD_PRIVATE_H_
#define _RTE_ZLIB_PMD_PRIVATE_H_
#ifndef _ZLIB_PMD_PRIVATE_H_
#define _ZLIB_PMD_PRIVATE_H_
#include <zlib.h>
#include <rte_compressdev.h>
@ -68,4 +68,4 @@ zlib_set_stream_parameters(const struct rte_comp_xform *xform,
/** Device specific operations function pointer structure */
extern struct rte_compressdev_ops *rte_zlib_pmd_ops;
#endif /* _RTE_ZLIB_PMD_PRIVATE_H_ */
#endif /* _ZLIB_PMD_PRIVATE_H_ */

View File

@ -2,8 +2,8 @@
* Copyright(c) 2016-2017 Intel Corporation
*/
#ifndef _RTE_AESNI_GCM_PMD_PRIVATE_H_
#define _RTE_AESNI_GCM_PMD_PRIVATE_H_
#ifndef _AESNI_GCM_PMD_PRIVATE_H_
#define _AESNI_GCM_PMD_PRIVATE_H_
#include "aesni_gcm_ops.h"
@ -115,4 +115,4 @@ aesni_gcm_set_session_parameters(const struct aesni_gcm_ops *ops,
extern struct rte_cryptodev_ops *rte_aesni_gcm_pmd_ops;
#endif /* _RTE_AESNI_GCM_PMD_PRIVATE_H_ */
#endif /* _AESNI_GCM_PMD_PRIVATE_H_ */

View File

@ -2,8 +2,8 @@
* Copyright(c) 2015-2016 Intel Corporation
*/
#ifndef _RTE_AESNI_MB_PMD_PRIVATE_H_
#define _RTE_AESNI_MB_PMD_PRIVATE_H_
#ifndef _AESNI_MB_PMD_PRIVATE_H_
#define _AESNI_MB_PMD_PRIVATE_H_
#include <intel-ipsec-mb.h>
@ -277,4 +277,4 @@ extern struct rte_cryptodev_ops *rte_aesni_mb_pmd_ops;
#endif /* _RTE_AESNI_MB_PMD_PRIVATE_H_ */
#endif /* _AESNI_MB_PMD_PRIVATE_H_ */

View File

@ -12,7 +12,7 @@
#include <rte_malloc.h>
#include <rte_cpuflags.h>
#include "rte_aesni_mb_pmd_private.h"
#include "aesni_mb_pmd_private.h"
#define AES_CCM_DIGEST_MIN_LEN 4
#define AES_CCM_DIGEST_MAX_LEN 16

View File

@ -9,7 +9,7 @@
#include <rte_malloc.h>
#include <rte_cryptodev_pmd.h>
#include "rte_aesni_mb_pmd_private.h"
#include "aesni_mb_pmd_private.h"
static const struct rte_cryptodev_capabilities aesni_mb_pmd_capabilities[] = {

View File

@ -2,8 +2,8 @@
* Copyright(c) 2017 Cavium, Inc
*/
#ifndef _RTE_ARMV8_PMD_PRIVATE_H_
#define _RTE_ARMV8_PMD_PRIVATE_H_
#ifndef _ARMV8_PMD_PRIVATE_H_
#define _ARMV8_PMD_PRIVATE_H_
#define CRYPTODEV_NAME_ARMV8_PMD crypto_armv8
/**< ARMv8 Crypto PMD device name */
@ -196,4 +196,4 @@ extern int armv8_crypto_set_session_parameters(
/** device specific operations function pointer structure */
extern struct rte_cryptodev_ops *rte_armv8_crypto_pmd_ops;
#endif /* _RTE_ARMV8_PMD_PRIVATE_H_ */
#endif /* _ARMV8_PMD_PRIVATE_H_ */

View File

@ -14,7 +14,7 @@
#include "armv8_crypto_defs.h"
#include "rte_armv8_pmd_private.h"
#include "armv8_pmd_private.h"
static uint8_t cryptodev_driver_id;

View File

@ -10,7 +10,7 @@
#include "armv8_crypto_defs.h"
#include "rte_armv8_pmd_private.h"
#include "armv8_pmd_private.h"
static const struct rte_cryptodev_capabilities
armv8_crypto_pmd_capabilities[] = {

View File

@ -5,8 +5,8 @@
*
*/
#ifndef _RTE_DPAA2_SEC_PMD_PRIVATE_H_
#define _RTE_DPAA2_SEC_PMD_PRIVATE_H_
#ifndef _DPAA2_SEC_PMD_PRIVATE_H_
#define _DPAA2_SEC_PMD_PRIVATE_H_
#ifdef RTE_LIBRTE_SECURITY
#include <rte_security_driver.h>
@ -741,4 +741,4 @@ calc_chksum(void *buffer, int len)
return result;
}
#endif /* _RTE_DPAA2_SEC_PMD_PRIVATE_H_ */
#endif /* _DPAA2_SEC_PMD_PRIVATE_H_ */

View File

@ -2,8 +2,8 @@
* Copyright(c) 2016-2018 Intel Corporation
*/
#ifndef _RTE_KASUMI_PMD_PRIVATE_H_
#define _RTE_KASUMI_PMD_PRIVATE_H_
#ifndef _KASUMI_PMD_PRIVATE_H_
#define _KASUMI_PMD_PRIVATE_H_
#include <sso_kasumi.h>
@ -74,4 +74,4 @@ kasumi_set_session_parameters(struct kasumi_session *sess,
/** device specific operations function pointer structure */
struct rte_cryptodev_ops *rte_kasumi_pmd_ops;
#endif /* _RTE_KASUMI_PMD_PRIVATE_H_ */
#endif /* _KASUMI_PMD_PRIVATE_H_ */

View File

@ -10,7 +10,7 @@
#include <rte_malloc.h>
#include <rte_cpuflags.h>
#include "rte_kasumi_pmd_private.h"
#include "kasumi_pmd_private.h"
#define KASUMI_KEY_LENGTH 16
#define KASUMI_IV_LENGTH 8

View File

@ -8,7 +8,7 @@
#include <rte_malloc.h>
#include <rte_cryptodev_pmd.h>
#include "rte_kasumi_pmd_private.h"
#include "kasumi_pmd_private.h"
static const struct rte_cryptodev_capabilities kasumi_pmd_capabilities[] = {
{ /* KASUMI (F9) */

View File

@ -4,8 +4,8 @@
* All rights reserved.
*/
#ifndef _RTE_MRVL_PMD_PRIVATE_H_
#define _RTE_MRVL_PMD_PRIVATE_H_
#ifndef _MRVL_PMD_PRIVATE_H_
#define _MRVL_PMD_PRIVATE_H_
#include "rte_mrvl_compat.h"
@ -89,4 +89,4 @@ mrvl_crypto_set_session_parameters(struct mrvl_crypto_session *sess,
/** device specific operations function pointer structure */
extern struct rte_cryptodev_ops *rte_mrvl_crypto_pmd_ops;
#endif /* _RTE_MRVL_PMD_PRIVATE_H_ */
#endif /* _MRVL_PMD_PRIVATE_H_ */

View File

@ -14,7 +14,7 @@
#include <rte_kvargs.h>
#include <rte_mvep_common.h>
#include "rte_mrvl_pmd_private.h"
#include "mrvl_pmd_private.h"
#define MRVL_PMD_MAX_NB_SESS_ARG ("max_nb_sessions")
#define MRVL_PMD_DEFAULT_MAX_NB_SESSIONS 2048

View File

@ -10,7 +10,7 @@
#include <rte_malloc.h>
#include <rte_cryptodev_pmd.h>
#include "rte_mrvl_pmd_private.h"
#include "mrvl_pmd_private.h"
/**
* Capabilities list to be used in reporting to DPDK.

View File

@ -13,7 +13,7 @@
#include <openssl/hmac.h>
#include <openssl/evp.h>
#include "rte_openssl_pmd_private.h"
#include "openssl_pmd_private.h"
#include "compat.h"
#define DES_BLOCK_SIZE 8

View File

@ -8,7 +8,7 @@
#include <rte_malloc.h>
#include <rte_cryptodev_pmd.h>
#include "rte_openssl_pmd_private.h"
#include "openssl_pmd_private.h"
#include "compat.h"

View File

@ -10,7 +10,7 @@
#include <rte_malloc.h>
#include <rte_cpuflags.h>
#include "rte_snow3g_pmd_private.h"
#include "snow3g_pmd_private.h"
#define SNOW3G_IV_LENGTH 16
#define SNOW3G_MAX_BURST 8

View File

@ -8,7 +8,7 @@
#include <rte_malloc.h>
#include <rte_cryptodev_pmd.h>
#include "rte_snow3g_pmd_private.h"
#include "snow3g_pmd_private.h"
static const struct rte_cryptodev_capabilities snow3g_pmd_capabilities[] = {
{ /* SNOW 3G (UIA2) */

View File

@ -2,8 +2,8 @@
* Copyright(c) 2016-2018 Intel Corporation
*/
#ifndef _RTE_SNOW3G_PMD_PRIVATE_H_
#define _RTE_SNOW3G_PMD_PRIVATE_H_
#ifndef _SNOW3G_PMD_PRIVATE_H_
#define _SNOW3G_PMD_PRIVATE_H_
#include <sso_snow3g.h>
@ -77,4 +77,4 @@ extern struct rte_cryptodev_ops *rte_snow3g_pmd_ops;
#endif /* _RTE_SNOW3G_PMD_PRIVATE_H_ */
#endif /* _SNOW3G_PMD_PRIVATE_H_ */

View File

@ -10,7 +10,7 @@
#include <rte_malloc.h>
#include <rte_cpuflags.h>
#include "rte_zuc_pmd_private.h"
#include "zuc_pmd_private.h"
#define ZUC_MAX_BURST 4
#define BYTE_LEN 8

View File

@ -8,7 +8,7 @@
#include <rte_malloc.h>
#include <rte_cryptodev_pmd.h>
#include "rte_zuc_pmd_private.h"
#include "zuc_pmd_private.h"
static const struct rte_cryptodev_capabilities zuc_pmd_capabilities[] = {
{ /* ZUC (EIA3) */

View File

@ -2,8 +2,8 @@
* Copyright(c) 2016-2018 Intel Corporation
*/
#ifndef _RTE_ZUC_PMD_PRIVATE_H_
#define _RTE_ZUC_PMD_PRIVATE_H_
#ifndef _ZUC_PMD_PRIVATE_H_
#define _ZUC_PMD_PRIVATE_H_
#include <sso_zuc.h>
@ -76,4 +76,4 @@ extern struct rte_cryptodev_ops *rte_zuc_pmd_ops;
#endif /* _RTE_ZUC_PMD_PRIVATE_H_ */
#endif /* _ZUC_PMD_PRIVATE_H_ */

View File

@ -2,8 +2,8 @@
* Copyright(c) 2010-2014 Intel Corporation
*/
#ifndef RTE_ETH_BOND_8023AD_PRIVATE_H_
#define RTE_ETH_BOND_8023AD_PRIVATE_H_
#ifndef _ETH_BOND_8023AD_PRIVATE_H_
#define _ETH_BOND_8023AD_PRIVATE_H_
#include <stdint.h>
@ -305,4 +305,4 @@ bond_ethdev_8023ad_flow_set(struct rte_eth_dev *bond_dev, uint16_t slave_port);
int
bond_8023ad_slow_pkt_hw_filter_supported(uint16_t port_id);
#endif /* RTE_ETH_BOND_8023AD_H_ */
#endif /* _ETH_BOND_8023AD_H_ */

View File

@ -2,8 +2,8 @@
* Copyright(c) 2010-2017 Intel Corporation
*/
#ifndef _RTE_ETH_BOND_PRIVATE_H_
#define _RTE_ETH_BOND_PRIVATE_H_
#ifndef _ETH_BOND_PRIVATE_H_
#define _ETH_BOND_PRIVATE_H_
#include <stdint.h>
#include <sys/queue.h>
@ -15,7 +15,7 @@
#include <rte_flow_driver.h>
#include "rte_eth_bond.h"
#include "rte_eth_bond_8023ad_private.h"
#include "eth_bond_8023ad_private.h"
#include "rte_eth_bond_alb.h"
#define PMD_BOND_SLAVE_PORT_KVARG ("slave")

View File

@ -12,7 +12,7 @@
#include <rte_cycles.h>
#include <rte_compat.h>
#include "rte_eth_bond_private.h"
#include "eth_bond_private.h"
static void bond_mode_8023ad_ext_periodic_cb(void *arg);
#ifdef RTE_LIBRTE_BOND_DEBUG_8023AD

View File

@ -2,7 +2,7 @@
* Copyright(c) 2010-2015 Intel Corporation
*/
#include "rte_eth_bond_private.h"
#include "eth_bond_private.h"
#include "rte_eth_bond_alb.h"
static inline uint8_t

View File

@ -12,8 +12,8 @@
#include <rte_kvargs.h>
#include "rte_eth_bond.h"
#include "rte_eth_bond_private.h"
#include "rte_eth_bond_8023ad_private.h"
#include "eth_bond_private.h"
#include "eth_bond_8023ad_private.h"
int
check_for_bonded_ethdev(const struct rte_eth_dev *eth_dev)

View File

@ -8,7 +8,7 @@
#include <rte_kvargs.h>
#include "rte_eth_bond.h"
#include "rte_eth_bond_private.h"
#include "eth_bond_private.h"
const char *pmd_bond_init_valid_arguments[] = {
PMD_BOND_SLAVE_PORT_KVARG,

View File

@ -11,7 +11,7 @@
#include <rte_tailq.h>
#include <rte_flow.h>
#include "rte_eth_bond_private.h"
#include "eth_bond_private.h"
static struct rte_flow *
bond_flow_alloc(int numa_node, const struct rte_flow_attr *attr,

View File

@ -21,8 +21,8 @@
#include <rte_string_fns.h>
#include "rte_eth_bond.h"
#include "rte_eth_bond_private.h"
#include "rte_eth_bond_8023ad_private.h"
#include "eth_bond_private.h"
#include "eth_bond_8023ad_private.h"
#define REORDER_PERIOD_MS 10
#define DEFAULT_POLLING_INTERVAL_10_MS (10)

View File

@ -3,8 +3,8 @@
* Copyright 2017 Mellanox Technologies, Ltd
*/
#ifndef _RTE_ETH_FAILSAFE_PRIVATE_H_
#define _RTE_ETH_FAILSAFE_PRIVATE_H_
#ifndef _ETH_FAILSAFE_PRIVATE_H_
#define _ETH_FAILSAFE_PRIVATE_H_
#include <stdint.h>
#include <sys/queue.h>
@ -493,4 +493,4 @@ fs_err(struct sub_device *sdev, int err)
return rte_errno = 0;
return err;
}
#endif /* _RTE_ETH_FAILSAFE_PRIVATE_H_ */
#endif /* _ETH_FAILSAFE_PRIVATE_H_ */

View File

@ -2,8 +2,8 @@
* Copyright(c) 2017 Intel Corporation
*/
#ifndef _RTE_DIST_PRIV_H_
#define _RTE_DIST_PRIV_H_
#ifndef _DIST_PRIV_H_
#define _DIST_PRIV_H_
/**
* @file
@ -171,4 +171,4 @@ find_match_vec(struct rte_distributor *d,
}
#endif
#endif
#endif /* _DIST_PRIV_H_ */

View File

@ -16,10 +16,10 @@
#include <rte_pause.h>
#include <rte_tailq.h>
#include "rte_distributor_private.h"
#include "rte_distributor.h"
#include "rte_distributor_v20.h"
#include "rte_distributor_v1705.h"
#include "distributor_private.h"
TAILQ_HEAD(rte_dist_burst_list, rte_distributor);

View File

@ -3,8 +3,8 @@
*/
#include <rte_mbuf.h>
#include "rte_distributor_private.h"
#include "rte_distributor.h"
#include "distributor_private.h"
void
find_match_vec(struct rte_distributor *d,

View File

@ -3,8 +3,8 @@
*/
#include <rte_mbuf.h>
#include "rte_distributor_private.h"
#include "rte_distributor.h"
#include "distributor_private.h"
#include "smmintrin.h"
#include "nmmintrin.h"

View File

@ -16,7 +16,7 @@
#include <rte_tailq.h>
#include "rte_distributor_v20.h"
#include "rte_distributor_private.h"
#include "distributor_private.h"
TAILQ_HEAD(rte_distributor_list, rte_distributor_v20);

View File

@ -2,8 +2,8 @@
* Copyright(c) 2017 Intel Corporation
*/
#ifndef _RTE_SERVICE_PRIVATE_H_
#define _RTE_SERVICE_PRIVATE_H_
#ifndef _SERVICE_PRIVATE_H_
#define _SERVICE_PRIVATE_H_
/* This file specifies the internal service specification.
* Include this file if you are writing a component that requires CPU cycles to
@ -126,4 +126,4 @@ int32_t rte_service_init(void);
*/
void rte_service_finalize(void);
#endif /* _RTE_SERVICE_PRIVATE_H_ */
#endif /* _SERVICE_PRIVATE_H_ */

View File

@ -2,8 +2,8 @@
* Copyright(c) 2018 Gaëtan Rivet
*/
#ifndef _RTE_ETH_PRIVATE_H_
#define _RTE_ETH_PRIVATE_H_
#ifndef _ETH_PRIVATE_H_
#define _ETH_PRIVATE_H_
#include "rte_ethdev.h"
@ -35,4 +35,4 @@ int rte_eth_devargs_parse_representor_ports(char *str, void *data);
}
#endif
#endif /* _RTE_ETH_PRIVATE_H_ */
#endif /* _ETH_PRIVATE_H_ */

View File

@ -15,7 +15,7 @@
#include <rte_tailq.h>
#include "rte_stack.h"
#include "rte_stack_pvt.h"
#include "stack_pvt.h"
int stack_logtype;

View File

@ -2,8 +2,8 @@
* Copyright(c) 2019 Intel Corporation
*/
#ifndef _RTE_STACK_PVT_H_
#define _RTE_STACK_PVT_H_
#ifndef _STACK_PVT_H_
#define _STACK_PVT_H_
#ifdef __cplusplus
extern "C" {
@ -31,4 +31,4 @@ extern int stack_logtype;
}
#endif
#endif /* _RTE_STACK_PVT_H_ */
#endif /* _STACK_PVT_H_ */