net/i40e/base: report supported link modes
Signed-off-by: Jingjing Wu <jingjing.wu@intel.com>
This commit is contained in:
parent
aa153cc89f
commit
e8228f1a16
@ -1831,6 +1831,8 @@ enum i40e_aq_phy_type {
|
||||
I40E_PHY_TYPE_10GBASE_CR1_CU = 0xB,
|
||||
I40E_PHY_TYPE_10GBASE_AOC = 0xC,
|
||||
I40E_PHY_TYPE_40GBASE_AOC = 0xD,
|
||||
I40E_PHY_TYPE_UNRECOGNIZED = 0xE,
|
||||
I40E_PHY_TYPE_UNSUPPORTED = 0xF,
|
||||
I40E_PHY_TYPE_100BASE_TX = 0x11,
|
||||
I40E_PHY_TYPE_1000BASE_T = 0x12,
|
||||
I40E_PHY_TYPE_10GBASE_T = 0x13,
|
||||
@ -1851,7 +1853,9 @@ enum i40e_aq_phy_type {
|
||||
I40E_PHY_TYPE_25GBASE_LR = 0x22,
|
||||
I40E_PHY_TYPE_25GBASE_AOC = 0x23,
|
||||
I40E_PHY_TYPE_25GBASE_ACC = 0x24,
|
||||
I40E_PHY_TYPE_MAX
|
||||
I40E_PHY_TYPE_MAX,
|
||||
I40E_PHY_TYPE_EMPTY = 0xFE,
|
||||
I40E_PHY_TYPE_DEFAULT = 0xFF,
|
||||
};
|
||||
|
||||
#define I40E_LINK_SPEED_100MB_SHIFT 0x1
|
||||
@ -2039,19 +2043,31 @@ struct i40e_aqc_get_link_status {
|
||||
#define I40E_AQ_25G_SERDES_UCODE_ERR 0X04
|
||||
#define I40E_AQ_25G_NIMB_UCODE_ERR 0X05
|
||||
u8 loopback; /* use defines from i40e_aqc_set_lb_mode */
|
||||
/* Since firmware API 1.7 loopback field keeps power class info as well */
|
||||
#define I40E_AQ_LOOPBACK_MASK 0x07
|
||||
#define I40E_AQ_PWR_CLASS_SHIFT_LB 6
|
||||
#define I40E_AQ_PWR_CLASS_MASK_LB (0x03 << I40E_AQ_PWR_CLASS_SHIFT_LB)
|
||||
__le16 max_frame_size;
|
||||
u8 config;
|
||||
#define I40E_AQ_CONFIG_FEC_KR_ENA 0x01
|
||||
#define I40E_AQ_CONFIG_FEC_RS_ENA 0x02
|
||||
#define I40E_AQ_CONFIG_CRC_ENA 0x04
|
||||
#define I40E_AQ_CONFIG_PACING_MASK 0x78
|
||||
u8 power_desc;
|
||||
union {
|
||||
struct {
|
||||
u8 power_desc;
|
||||
#define I40E_AQ_LINK_POWER_CLASS_1 0x00
|
||||
#define I40E_AQ_LINK_POWER_CLASS_2 0x01
|
||||
#define I40E_AQ_LINK_POWER_CLASS_3 0x02
|
||||
#define I40E_AQ_LINK_POWER_CLASS_4 0x03
|
||||
#define I40E_AQ_PWR_CLASS_MASK 0x03
|
||||
u8 reserved[4];
|
||||
u8 reserved[4];
|
||||
};
|
||||
struct {
|
||||
u8 link_type[4];
|
||||
u8 link_type_ext;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
I40E_CHECK_CMD_LENGTH(i40e_aqc_get_link_status);
|
||||
|
@ -1692,8 +1692,14 @@ enum i40e_status_code i40e_aq_get_phy_capabilities(struct i40e_hw *hw,
|
||||
status = I40E_ERR_UNKNOWN_PHY;
|
||||
|
||||
if (report_init) {
|
||||
hw->phy.phy_types = LE32_TO_CPU(abilities->phy_type);
|
||||
hw->phy.phy_types |= ((u64)abilities->phy_type_ext << 32);
|
||||
if (hw->aq.api_maj_ver == I40E_FW_API_VERSION_MAJOR &&
|
||||
hw->aq.api_min_ver >= 7) {
|
||||
status = i40e_aq_get_link_info(hw, true, NULL, NULL);
|
||||
} else {
|
||||
hw->phy.phy_types = LE32_TO_CPU(abilities->phy_type);
|
||||
hw->phy.phy_types |=
|
||||
((u64)abilities->phy_type_ext << 32);
|
||||
}
|
||||
}
|
||||
|
||||
return status;
|
||||
@ -1955,7 +1961,7 @@ enum i40e_status_code i40e_aq_get_link_info(struct i40e_hw *hw,
|
||||
hw_link_info->fec_info = resp->config & (I40E_AQ_CONFIG_FEC_KR_ENA |
|
||||
I40E_AQ_CONFIG_FEC_RS_ENA);
|
||||
hw_link_info->ext_info = resp->ext_info;
|
||||
hw_link_info->loopback = resp->loopback;
|
||||
hw_link_info->loopback = resp->loopback & I40E_AQ_LOOPBACK_MASK;
|
||||
hw_link_info->max_frame_size = LE16_TO_CPU(resp->max_frame_size);
|
||||
hw_link_info->pacing = resp->config & I40E_AQ_CONFIG_PACING_MASK;
|
||||
|
||||
@ -1986,6 +1992,12 @@ enum i40e_status_code i40e_aq_get_link_info(struct i40e_hw *hw,
|
||||
hw->aq.fw_min_ver < 40)) && hw_link_info->phy_type == 0xE)
|
||||
hw_link_info->phy_type = I40E_PHY_TYPE_10GBASE_SFPP_CU;
|
||||
|
||||
if (hw->aq.api_maj_ver == I40E_FW_API_VERSION_MAJOR &&
|
||||
hw->aq.api_min_ver >= 7) {
|
||||
hw->phy.phy_types = LE32_TO_CPU(*(__le32 *)resp->link_type);
|
||||
hw->phy.phy_types |= ((u64)resp->link_type_ext << 32);
|
||||
}
|
||||
|
||||
/* save link status information */
|
||||
if (link)
|
||||
i40e_memcpy(link, hw_link_info, sizeof(*hw_link_info),
|
||||
|
Loading…
Reference in New Issue
Block a user