net/hns3: simplify queue DMA address arithmetic
The patch obtains the upper 32 bits of the Rx/Tx queue DMA address in one
step instead of two steps.
Fixes: bba6366983
("net/hns3: support Rx/Tx and related operations")
Cc: stable@dpdk.org
Signed-off-by: Huisong Li <lihuisong@huawei.com>
Signed-off-by: Min Hu (Connor) <humin29@huawei.com>
This commit is contained in:
parent
077be91dd7
commit
f658f41581
@ -322,7 +322,7 @@ hns3_init_rx_queue_hw(struct hns3_rx_queue *rxq)
|
||||
|
||||
hns3_write_dev(rxq, HNS3_RING_RX_BASEADDR_L_REG, (uint32_t)dma_addr);
|
||||
hns3_write_dev(rxq, HNS3_RING_RX_BASEADDR_H_REG,
|
||||
(uint32_t)((dma_addr >> 31) >> 1));
|
||||
(uint32_t)(dma_addr >> 32));
|
||||
|
||||
hns3_write_dev(rxq, HNS3_RING_RX_BD_LEN_REG,
|
||||
hns3_buf_size2type(rx_buf_len));
|
||||
@ -337,7 +337,7 @@ hns3_init_tx_queue_hw(struct hns3_tx_queue *txq)
|
||||
|
||||
hns3_write_dev(txq, HNS3_RING_TX_BASEADDR_L_REG, (uint32_t)dma_addr);
|
||||
hns3_write_dev(txq, HNS3_RING_TX_BASEADDR_H_REG,
|
||||
(uint32_t)((dma_addr >> 31) >> 1));
|
||||
(uint32_t)(dma_addr >> 32));
|
||||
|
||||
hns3_write_dev(txq, HNS3_RING_TX_BD_NUM_REG,
|
||||
HNS3_CFG_DESC_NUM(txq->nb_tx_desc));
|
||||
|
Loading…
Reference in New Issue
Block a user