da04298a11
When the number of RX queues is not a power of two,
the RETA table is configured to its maximum size for
better balancing.
Testing showed that limiting its size to 256 improves performance
noticeably with little to no impact on balancing results.
Fixes: ebb30ec64a68 ("mlx5: increase RETA table size")
Signed-off-by: Yaacov Hazan <yaacovh@mellanox.com>
Acked-by: Adrien Mazarguil <adrien.mazarguil@6wind.com>
99 lines
3.3 KiB
C
99 lines
3.3 KiB
C
/*-
|
|
* BSD LICENSE
|
|
*
|
|
* Copyright 2015 6WIND S.A.
|
|
* Copyright 2015 Mellanox.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* * Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* * Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in
|
|
* the documentation and/or other materials provided with the
|
|
* distribution.
|
|
* * Neither the name of 6WIND S.A. nor the names of its
|
|
* contributors may be used to endorse or promote products derived
|
|
* from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef RTE_PMD_MLX5_DEFS_H_
|
|
#define RTE_PMD_MLX5_DEFS_H_
|
|
|
|
#include "mlx5_autoconf.h"
|
|
|
|
/* Reported driver name. */
|
|
#define MLX5_DRIVER_NAME "librte_pmd_mlx5"
|
|
|
|
/* Maximum number of simultaneous MAC addresses. */
|
|
#define MLX5_MAX_MAC_ADDRESSES 128
|
|
|
|
/* Maximum number of simultaneous VLAN filters. */
|
|
#define MLX5_MAX_VLAN_IDS 128
|
|
|
|
/* Maximum number of special flows. */
|
|
#define MLX5_MAX_SPECIAL_FLOWS 4
|
|
|
|
/* Request send completion once in every 64 sends, might be less. */
|
|
#define MLX5_PMD_TX_PER_COMP_REQ 64
|
|
|
|
/* RSS Indirection table size. */
|
|
#define RSS_INDIRECTION_TABLE_SIZE 256
|
|
|
|
/* Maximum number of Scatter/Gather Elements per Work Request. */
|
|
#ifndef MLX5_PMD_SGE_WR_N
|
|
#define MLX5_PMD_SGE_WR_N 4
|
|
#endif
|
|
|
|
/* Maximum size for inline data. */
|
|
#ifndef MLX5_PMD_MAX_INLINE
|
|
#define MLX5_PMD_MAX_INLINE 0
|
|
#endif
|
|
|
|
/*
|
|
* Maximum number of cached Memory Pools (MPs) per TX queue. Each RTE MP
|
|
* from which buffers are to be transmitted will have to be mapped by this
|
|
* driver to their own Memory Region (MR). This is a slow operation.
|
|
*
|
|
* This value is always 1 for RX queues.
|
|
*/
|
|
#ifndef MLX5_PMD_TX_MP_CACHE
|
|
#define MLX5_PMD_TX_MP_CACHE 8
|
|
#endif
|
|
|
|
/*
|
|
* If defined, only use software counters. The PMD will never ask the hardware
|
|
* for these, and many of them won't be available.
|
|
*/
|
|
#ifndef MLX5_PMD_SOFT_COUNTERS
|
|
#define MLX5_PMD_SOFT_COUNTERS 1
|
|
#endif
|
|
|
|
/* Alarm timeout. */
|
|
#define MLX5_ALARM_TIMEOUT_US 100000
|
|
|
|
/*
|
|
* Extended flow priorities necessary to support flow director are available
|
|
* since MLNX_OFED 3.2. Considering this version adds support for VLAN
|
|
* offloads as well, their availability means flow director can be used.
|
|
*/
|
|
#ifdef HAVE_EXP_DEVICE_ATTR_VLAN_OFFLOADS
|
|
#define MLX5_FDIR_SUPPORT 1
|
|
#endif
|
|
|
|
#endif /* RTE_PMD_MLX5_DEFS_H_ */
|