17a937baed
This patch enables the optimized calculation of CRC32-Ethernet and CRC16-CCITT using the AVX512 and VPCLMULQDQ instruction sets. This CRC implementation is built if the compiler supports the required instruction sets. It is selected at run-time if the host CPU, again, supports the required instruction sets. Signed-off-by: Mairtin o Loingsigh <mairtin.oloingsigh@intel.com> Signed-off-by: David Coyle <david.coyle@intel.com> Acked-by: Konstantin Ananyev <konstantin.ananyev@intel.com> Reviewed-by: Jasvinder Singh <jasvinder.singh@intel.com> Reviewed-by: Pablo de Lara <pablo.de.lara.guarch@intel.com>
51 lines
1.4 KiB
Meson
51 lines
1.4 KiB
Meson
# SPDX-License-Identifier: BSD-3-Clause
|
|
# Copyright(c) 2017-2020 Intel Corporation
|
|
|
|
# get binutils version for the workaround of Bug 97
|
|
if not is_windows
|
|
binutils_ok = run_command(binutils_avx512_check)
|
|
if binutils_ok.returncode() != 0 and cc.has_argument('-mno-avx512f')
|
|
machine_args += '-mno-avx512f'
|
|
warning('Binutils error with AVX512 assembly, disabling AVX512 support')
|
|
endif
|
|
endif
|
|
|
|
# we require SSE4.2 for DPDK
|
|
if cc.get_define('__SSE4_2__', args: machine_args) == ''
|
|
message('SSE 4.2 not enabled by default, explicitly enabling')
|
|
machine_args += '-msse4'
|
|
endif
|
|
|
|
base_flags = ['SSE', 'SSE2', 'SSE3','SSSE3', 'SSE4_1', 'SSE4_2']
|
|
foreach f:base_flags
|
|
compile_time_cpuflags += ['RTE_CPUFLAG_' + f]
|
|
endforeach
|
|
|
|
optional_flags = ['AES', 'PCLMUL',
|
|
'AVX', 'AVX2', 'AVX512F',
|
|
'RDRND', 'RDSEED',
|
|
'AVX512BW', 'AVX512DQ',
|
|
'AVX512VL', 'VPCLMULQDQ']
|
|
foreach f:optional_flags
|
|
if cc.get_define('__@0@__'.format(f), args: machine_args) == '1'
|
|
if f == 'PCLMUL' # special case flags with different defines
|
|
f = 'PCLMULQDQ'
|
|
elif f == 'RDRND'
|
|
f = 'RDRAND'
|
|
endif
|
|
compile_time_cpuflags += ['RTE_CPUFLAG_' + f]
|
|
endif
|
|
endforeach
|
|
|
|
|
|
dpdk_conf.set('RTE_ARCH_X86', 1)
|
|
if dpdk_conf.get('RTE_ARCH_64')
|
|
dpdk_conf.set('RTE_ARCH_X86_64', 1)
|
|
dpdk_conf.set('RTE_ARCH', 'x86_64')
|
|
else
|
|
dpdk_conf.set('RTE_ARCH_I686', 1)
|
|
dpdk_conf.set('RTE_ARCH', 'i686')
|
|
endif
|
|
|
|
dpdk_conf.set('RTE_CACHE_LINE_SIZE', 64)
|