7829b8d52b
Signed-off-by: Tomasz Kulasek <tomaszx.kulasek@intel.com> Acked-by: Konstantin Ananyev <konstantin.ananyev@intel.com>
320 lines
12 KiB
C
320 lines
12 KiB
C
/*-
|
|
* BSD LICENSE
|
|
*
|
|
* Copyright(c) 2010-2014 Intel Corporation. All rights reserved.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* * Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* * Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in
|
|
* the documentation and/or other materials provided with the
|
|
* distribution.
|
|
* * Neither the name of Intel Corporation nor the names of its
|
|
* contributors may be used to endorse or promote products derived
|
|
* from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef _IXGBE_RXTX_H_
|
|
#define _IXGBE_RXTX_H_
|
|
|
|
/*
|
|
* Rings setup and release.
|
|
*
|
|
* TDBA/RDBA should be aligned on 16 byte boundary. But TDLEN/RDLEN should be
|
|
* multiple of 128 bytes. So we align TDBA/RDBA on 128 byte boundary. This will
|
|
* also optimize cache line size effect. H/W supports up to cache line size 128.
|
|
*/
|
|
#define IXGBE_ALIGN 128
|
|
|
|
#define IXGBE_RXD_ALIGN (IXGBE_ALIGN / sizeof(union ixgbe_adv_rx_desc))
|
|
#define IXGBE_TXD_ALIGN (IXGBE_ALIGN / sizeof(union ixgbe_adv_tx_desc))
|
|
|
|
/*
|
|
* Maximum number of Ring Descriptors.
|
|
*
|
|
* Since RDLEN/TDLEN should be multiple of 128 bytes, the number of ring
|
|
* descriptors should meet the following condition:
|
|
* (num_ring_desc * sizeof(rx/tx descriptor)) % 128 == 0
|
|
*/
|
|
#define IXGBE_MIN_RING_DESC 32
|
|
#define IXGBE_MAX_RING_DESC 4096
|
|
|
|
#define RTE_PMD_IXGBE_TX_MAX_BURST 32
|
|
#define RTE_PMD_IXGBE_RX_MAX_BURST 32
|
|
#define RTE_IXGBE_TX_MAX_FREE_BUF_SZ 64
|
|
|
|
#define RTE_IXGBE_DESCS_PER_LOOP 4
|
|
|
|
#ifdef RTE_IXGBE_INC_VECTOR
|
|
#define RTE_IXGBE_RXQ_REARM_THRESH 32
|
|
#define RTE_IXGBE_MAX_RX_BURST RTE_IXGBE_RXQ_REARM_THRESH
|
|
#endif
|
|
|
|
#define RX_RING_SZ ((IXGBE_MAX_RING_DESC + RTE_IXGBE_DESCS_PER_LOOP - 1) * \
|
|
sizeof(union ixgbe_adv_rx_desc))
|
|
|
|
#ifdef RTE_PMD_PACKET_PREFETCH
|
|
#define rte_packet_prefetch(p) rte_prefetch1(p)
|
|
#else
|
|
#define rte_packet_prefetch(p) do {} while(0)
|
|
#endif
|
|
|
|
#define RTE_IXGBE_REGISTER_POLL_WAIT_10_MS 10
|
|
#define RTE_IXGBE_WAIT_100_US 100
|
|
#define RTE_IXGBE_VMTXSW_REGISTER_COUNT 2
|
|
|
|
#define IXGBE_TX_MAX_SEG 40
|
|
|
|
#define IXGBE_PACKET_TYPE_MASK_82599 0X7F
|
|
#define IXGBE_PACKET_TYPE_MASK_X550 0X10FF
|
|
#define IXGBE_PACKET_TYPE_MASK_TUNNEL 0XFF
|
|
#define IXGBE_PACKET_TYPE_TUNNEL_BIT 0X1000
|
|
|
|
/**
|
|
* Structure associated with each descriptor of the RX ring of a RX queue.
|
|
*/
|
|
struct ixgbe_rx_entry {
|
|
struct rte_mbuf *mbuf; /**< mbuf associated with RX descriptor. */
|
|
};
|
|
|
|
struct ixgbe_scattered_rx_entry {
|
|
struct rte_mbuf *fbuf; /**< First segment of the fragmented packet. */
|
|
};
|
|
|
|
/**
|
|
* Structure associated with each descriptor of the TX ring of a TX queue.
|
|
*/
|
|
struct ixgbe_tx_entry {
|
|
struct rte_mbuf *mbuf; /**< mbuf associated with TX desc, if any. */
|
|
uint16_t next_id; /**< Index of next descriptor in ring. */
|
|
uint16_t last_id; /**< Index of last scattered descriptor. */
|
|
};
|
|
|
|
/**
|
|
* Structure associated with each descriptor of the TX ring of a TX queue.
|
|
*/
|
|
struct ixgbe_tx_entry_v {
|
|
struct rte_mbuf *mbuf; /**< mbuf associated with TX desc, if any. */
|
|
};
|
|
|
|
/**
|
|
* Structure associated with each RX queue.
|
|
*/
|
|
struct ixgbe_rx_queue {
|
|
struct rte_mempool *mb_pool; /**< mbuf pool to populate RX ring. */
|
|
volatile union ixgbe_adv_rx_desc *rx_ring; /**< RX ring virtual address. */
|
|
uint64_t rx_ring_phys_addr; /**< RX ring DMA address. */
|
|
volatile uint32_t *rdt_reg_addr; /**< RDT register address. */
|
|
volatile uint32_t *rdh_reg_addr; /**< RDH register address. */
|
|
struct ixgbe_rx_entry *sw_ring; /**< address of RX software ring. */
|
|
struct ixgbe_scattered_rx_entry *sw_sc_ring; /**< address of scattered Rx software ring. */
|
|
struct rte_mbuf *pkt_first_seg; /**< First segment of current packet. */
|
|
struct rte_mbuf *pkt_last_seg; /**< Last segment of current packet. */
|
|
uint64_t mbuf_initializer; /**< value to init mbufs */
|
|
uint16_t nb_rx_desc; /**< number of RX descriptors. */
|
|
uint16_t rx_tail; /**< current value of RDT register. */
|
|
uint16_t nb_rx_hold; /**< number of held free RX desc. */
|
|
uint16_t rx_nb_avail; /**< nr of staged pkts ready to ret to app */
|
|
uint16_t rx_next_avail; /**< idx of next staged pkt to ret to app */
|
|
uint16_t rx_free_trigger; /**< triggers rx buffer allocation */
|
|
uint16_t rx_using_sse;
|
|
/**< indicates that vector RX is in use */
|
|
#ifdef RTE_IXGBE_INC_VECTOR
|
|
uint16_t rxrearm_nb; /**< number of remaining to be re-armed */
|
|
uint16_t rxrearm_start; /**< the idx we start the re-arming from */
|
|
#endif
|
|
uint16_t rx_free_thresh; /**< max free RX desc to hold. */
|
|
uint16_t queue_id; /**< RX queue index. */
|
|
uint16_t reg_idx; /**< RX queue register index. */
|
|
uint16_t pkt_type_mask; /**< Packet type mask for different NICs. */
|
|
uint8_t port_id; /**< Device port identifier. */
|
|
uint8_t crc_len; /**< 0 if CRC stripped, 4 otherwise. */
|
|
uint8_t drop_en; /**< If not 0, set SRRCTL.Drop_En. */
|
|
uint8_t rx_deferred_start; /**< not in global dev start. */
|
|
/** flags to set in mbuf when a vlan is detected. */
|
|
uint64_t vlan_flags;
|
|
/** need to alloc dummy mbuf, for wraparound when scanning hw ring */
|
|
struct rte_mbuf fake_mbuf;
|
|
/** hold packets to return to application */
|
|
struct rte_mbuf *rx_stage[RTE_PMD_IXGBE_RX_MAX_BURST*2];
|
|
};
|
|
|
|
/**
|
|
* IXGBE CTX Constants
|
|
*/
|
|
enum ixgbe_advctx_num {
|
|
IXGBE_CTX_0 = 0, /**< CTX0 */
|
|
IXGBE_CTX_1 = 1, /**< CTX1 */
|
|
IXGBE_CTX_NUM = 2, /**< CTX NUMBER */
|
|
};
|
|
|
|
/** Offload features */
|
|
union ixgbe_tx_offload {
|
|
uint64_t data[2];
|
|
struct {
|
|
uint64_t l2_len:7; /**< L2 (MAC) Header Length. */
|
|
uint64_t l3_len:9; /**< L3 (IP) Header Length. */
|
|
uint64_t l4_len:8; /**< L4 (TCP/UDP) Header Length. */
|
|
uint64_t tso_segsz:16; /**< TCP TSO segment size */
|
|
uint64_t vlan_tci:16;
|
|
/**< VLAN Tag Control Identifier (CPU order). */
|
|
|
|
/* fields for TX offloading of tunnels */
|
|
uint64_t outer_l3_len:8; /**< Outer L3 (IP) Hdr Length. */
|
|
uint64_t outer_l2_len:8; /**< Outer L2 (MAC) Hdr Length. */
|
|
};
|
|
};
|
|
|
|
/*
|
|
* Compare mask for vlan_macip_len.data,
|
|
* should be in sync with ixgbe_vlan_macip.f layout.
|
|
* */
|
|
#define TX_VLAN_CMP_MASK 0xFFFF0000 /**< VLAN length - 16-bits. */
|
|
#define TX_MAC_LEN_CMP_MASK 0x0000FE00 /**< MAC length - 7-bits. */
|
|
#define TX_IP_LEN_CMP_MASK 0x000001FF /**< IP length - 9-bits. */
|
|
/** MAC+IP length. */
|
|
#define TX_MACIP_LEN_CMP_MASK (TX_MAC_LEN_CMP_MASK | TX_IP_LEN_CMP_MASK)
|
|
|
|
/**
|
|
* Structure to check if new context need be built
|
|
*/
|
|
|
|
struct ixgbe_advctx_info {
|
|
uint64_t flags; /**< ol_flags for context build. */
|
|
/**< tx offload: vlan, tso, l2-l3-l4 lengths. */
|
|
union ixgbe_tx_offload tx_offload;
|
|
/** compare mask for tx offload. */
|
|
union ixgbe_tx_offload tx_offload_mask;
|
|
};
|
|
|
|
/**
|
|
* Structure associated with each TX queue.
|
|
*/
|
|
struct ixgbe_tx_queue {
|
|
/** TX ring virtual address. */
|
|
volatile union ixgbe_adv_tx_desc *tx_ring;
|
|
uint64_t tx_ring_phys_addr; /**< TX ring DMA address. */
|
|
union {
|
|
struct ixgbe_tx_entry *sw_ring; /**< address of SW ring for scalar PMD. */
|
|
struct ixgbe_tx_entry_v *sw_ring_v; /**< address of SW ring for vector PMD */
|
|
};
|
|
volatile uint32_t *tdt_reg_addr; /**< Address of TDT register. */
|
|
uint16_t nb_tx_desc; /**< number of TX descriptors. */
|
|
uint16_t tx_tail; /**< current value of TDT reg. */
|
|
/**< Start freeing TX buffers if there are less free descriptors than
|
|
this value. */
|
|
uint16_t tx_free_thresh;
|
|
/** Number of TX descriptors to use before RS bit is set. */
|
|
uint16_t tx_rs_thresh;
|
|
/** Number of TX descriptors used since RS bit was set. */
|
|
uint16_t nb_tx_used;
|
|
/** Index to last TX descriptor to have been cleaned. */
|
|
uint16_t last_desc_cleaned;
|
|
/** Total number of TX descriptors ready to be allocated. */
|
|
uint16_t nb_tx_free;
|
|
uint16_t tx_next_dd; /**< next desc to scan for DD bit */
|
|
uint16_t tx_next_rs; /**< next desc to set RS bit */
|
|
uint16_t queue_id; /**< TX queue index. */
|
|
uint16_t reg_idx; /**< TX queue register index. */
|
|
uint8_t port_id; /**< Device port identifier. */
|
|
uint8_t pthresh; /**< Prefetch threshold register. */
|
|
uint8_t hthresh; /**< Host threshold register. */
|
|
uint8_t wthresh; /**< Write-back threshold reg. */
|
|
uint32_t txq_flags; /**< Holds flags for this TXq */
|
|
uint32_t ctx_curr; /**< Hardware context states. */
|
|
/** Hardware context0 history. */
|
|
struct ixgbe_advctx_info ctx_cache[IXGBE_CTX_NUM];
|
|
const struct ixgbe_txq_ops *ops; /**< txq ops */
|
|
uint8_t tx_deferred_start; /**< not in global dev start. */
|
|
};
|
|
|
|
struct ixgbe_txq_ops {
|
|
void (*release_mbufs)(struct ixgbe_tx_queue *txq);
|
|
void (*free_swring)(struct ixgbe_tx_queue *txq);
|
|
void (*reset)(struct ixgbe_tx_queue *txq);
|
|
};
|
|
|
|
/*
|
|
* The "simple" TX queue functions require that the following
|
|
* flags are set when the TX queue is configured:
|
|
* - ETH_TXQ_FLAGS_NOMULTSEGS
|
|
* - ETH_TXQ_FLAGS_NOVLANOFFL
|
|
* - ETH_TXQ_FLAGS_NOXSUMSCTP
|
|
* - ETH_TXQ_FLAGS_NOXSUMUDP
|
|
* - ETH_TXQ_FLAGS_NOXSUMTCP
|
|
* and that the RS bit threshold (tx_rs_thresh) is at least equal to
|
|
* RTE_PMD_IXGBE_TX_MAX_BURST.
|
|
*/
|
|
#define IXGBE_SIMPLE_FLAGS ((uint32_t)ETH_TXQ_FLAGS_NOMULTSEGS | \
|
|
ETH_TXQ_FLAGS_NOOFFLOADS)
|
|
|
|
/*
|
|
* Populate descriptors with the following info:
|
|
* 1.) buffer_addr = phys_addr + headroom
|
|
* 2.) cmd_type_len = DCMD_DTYP_FLAGS | pkt_len
|
|
* 3.) olinfo_status = pkt_len << PAYLEN_SHIFT
|
|
*/
|
|
|
|
/* Defines for Tx descriptor */
|
|
#define DCMD_DTYP_FLAGS (IXGBE_ADVTXD_DTYP_DATA |\
|
|
IXGBE_ADVTXD_DCMD_IFCS |\
|
|
IXGBE_ADVTXD_DCMD_DEXT |\
|
|
IXGBE_ADVTXD_DCMD_EOP)
|
|
|
|
|
|
/* Takes an ethdev and a queue and sets up the tx function to be used based on
|
|
* the queue parameters. Used in tx_queue_setup by primary process and then
|
|
* in dev_init by secondary process when attaching to an existing ethdev.
|
|
*/
|
|
void ixgbe_set_tx_function(struct rte_eth_dev *dev, struct ixgbe_tx_queue *txq);
|
|
|
|
/**
|
|
* Sets the rx_pkt_burst callback in the ixgbe rte_eth_dev instance.
|
|
*
|
|
* Sets the callback based on the device parameters:
|
|
* - ixgbe_hw.rx_bulk_alloc_allowed
|
|
* - rte_eth_dev_data.scattered_rx
|
|
* - rte_eth_dev_data.lro
|
|
* - conditions checked in ixgbe_rx_vec_condition_check()
|
|
*
|
|
* This means that the parameters above have to be configured prior to calling
|
|
* to this function.
|
|
*
|
|
* @dev rte_eth_dev handle
|
|
*/
|
|
void ixgbe_set_rx_function(struct rte_eth_dev *dev);
|
|
|
|
uint16_t ixgbe_recv_pkts_vec(void *rx_queue, struct rte_mbuf **rx_pkts,
|
|
uint16_t nb_pkts);
|
|
uint16_t ixgbe_recv_scattered_pkts_vec(void *rx_queue,
|
|
struct rte_mbuf **rx_pkts, uint16_t nb_pkts);
|
|
int ixgbe_rx_vec_dev_conf_condition_check(struct rte_eth_dev *dev);
|
|
int ixgbe_rxq_vec_setup(struct ixgbe_rx_queue *rxq);
|
|
void ixgbe_rx_queue_release_mbufs_vec(struct ixgbe_rx_queue *rxq);
|
|
|
|
#ifdef RTE_IXGBE_INC_VECTOR
|
|
|
|
uint16_t ixgbe_xmit_pkts_vec(void *tx_queue, struct rte_mbuf **tx_pkts,
|
|
uint16_t nb_pkts);
|
|
int ixgbe_txq_vec_setup(struct ixgbe_tx_queue *txq);
|
|
|
|
#endif /* RTE_IXGBE_INC_VECTOR */
|
|
#endif /* _IXGBE_RXTX_H_ */
|