ab6bf1d77a
Add a restriction on the pad to cache line size register. Signed-off-by: Rasesh Mody <rasesh.mody@cavium.com>