Junfeng Guo
b5d753f233
net/ice/base: fix GTPU UL/DL flag
...
Just fix the wrong defines of GTPU flags between UL and DL. These two
are defined are misplaced to each other.
Fixes: 8ebb93942b2c ("net/ice/base: add function to set HW profile for raw flow")
Signed-off-by: Junfeng Guo <junfeng.guo@intel.com>
Acked-by: Qi Zhang <qi.z.zhang@intel.com>
2021-11-16 01:59:03 +01:00
..
2021-11-04 12:56:32 +01:00
2021-11-15 18:01:09 +01:00
2021-10-22 18:15:38 +02:00
2021-10-25 21:20:12 +02:00
2021-10-25 21:20:12 +02:00
2021-10-25 21:20:12 +02:00
2021-10-25 21:20:12 +02:00
2021-11-16 13:01:52 +01:00
2021-10-24 13:37:43 +02:00
2021-11-03 16:15:08 +01:00
2021-11-02 18:59:17 +01:00
2021-11-08 17:32:42 +01:00
2021-11-02 18:59:17 +01:00
2021-11-08 17:32:42 +01:00
2021-10-25 21:20:12 +02:00
2021-10-24 13:37:43 +02:00
2021-11-15 16:26:17 +01:00
2021-11-04 12:34:46 +01:00
2021-11-02 18:59:17 +01:00
2021-10-25 21:20:12 +02:00
2021-11-16 12:58:23 +01:00
2021-11-08 15:59:14 +01:00
2021-11-11 13:29:23 +01:00
2021-11-11 14:13:53 +01:00
2021-11-16 01:59:03 +01:00
2021-11-08 17:32:42 +01:00
2021-10-25 21:20:12 +02:00
2021-11-02 18:59:17 +01:00
2021-10-25 21:20:12 +02:00
2021-10-22 18:15:38 +02:00
2021-11-16 13:01:52 +01:00
2021-11-08 17:32:42 +01:00
2021-11-08 17:32:42 +01:00
2021-11-17 10:42:20 +01:00
2021-10-24 13:37:43 +02:00
2021-11-02 18:59:17 +01:00
2021-10-25 21:20:12 +02:00
2021-10-22 18:15:38 +02:00
2021-11-16 13:01:52 +01:00
2021-10-30 00:53:19 +02:00
2021-10-22 18:15:38 +02:00
2021-11-16 13:01:46 +01:00
2021-11-02 18:59:17 +01:00
2021-10-29 16:09:18 +02:00
2021-11-10 11:42:34 +01:00
2021-10-22 18:15:38 +02:00
2021-11-16 13:01:52 +01:00
2021-10-22 18:15:38 +02:00
2021-11-08 16:25:51 +01:00
2021-11-02 18:59:17 +01:00
2021-11-08 17:32:42 +01:00
2021-10-25 21:20:12 +02:00
2021-11-16 13:02:24 +01:00
2021-08-17 08:37:52 +02:00
2021-11-03 11:59:27 +01:00
2021-10-29 12:32:30 +02:00
2021-11-16 13:02:27 +01:00
2021-11-15 16:50:35 +01:00