96d1d898dc
Simply replace the rte_smp_mb barriers with SEQ_CST atomic thread fence, if there is no load/store operations. Signed-off-by: Joyce Kong <joyce.kong@arm.com> Reviewed-by: Ruifeng Wang <ruifeng.wang@arm.com>