d23a6bd04d
On weak memory order architecture like POWER, rte_smp_wmb/rte_smp_rmb need to use CPU instructions, not compiler barrier. This patch fixes this. Also, to improve performance on PPC64, use light weight sync instruction instead of sync instruction. Signed-off-by: Chao Zhu <chaozhu@linux.vnet.ibm.com> |
||
---|---|---|
.. | ||
bsdapp | ||
common | ||
linuxapp | ||
Makefile |