f80ae1aa9a
Merge CRC32 hash calculation public API implementation for x86 and Arm. Select the best available CRC32 algorithm when unsupported algorithm on a given CPU architecture is requested by an application. Previously, if an application directly includes `rte_crc_arm64.h` without including `rte_hash_crc.h` it will fail to compile. Signed-off-by: Pavan Nikhilesh <pbhagavatula@marvell.com> Reviewed-by: Ruifeng Wang <ruifeng.wang@arm.com>
124 lines
2.8 KiB
C
124 lines
2.8 KiB
C
/* SPDX-License-Identifier: BSD-3-Clause
|
|
* Copyright(c) 2010-2014 Intel Corporation
|
|
*/
|
|
|
|
#ifndef _RTE_CRC_X86_H_
|
|
#define _RTE_CRC_X86_H_
|
|
|
|
static inline uint32_t
|
|
crc32c_sse42_u8(uint8_t data, uint32_t init_val)
|
|
{
|
|
__asm__ volatile(
|
|
"crc32b %[data], %[init_val];"
|
|
: [init_val] "+r" (init_val)
|
|
: [data] "rm" (data));
|
|
return init_val;
|
|
}
|
|
|
|
static inline uint32_t
|
|
crc32c_sse42_u16(uint16_t data, uint32_t init_val)
|
|
{
|
|
__asm__ volatile(
|
|
"crc32w %[data], %[init_val];"
|
|
: [init_val] "+r" (init_val)
|
|
: [data] "rm" (data));
|
|
return init_val;
|
|
}
|
|
|
|
static inline uint32_t
|
|
crc32c_sse42_u32(uint32_t data, uint32_t init_val)
|
|
{
|
|
__asm__ volatile(
|
|
"crc32l %[data], %[init_val];"
|
|
: [init_val] "+r" (init_val)
|
|
: [data] "rm" (data));
|
|
return init_val;
|
|
}
|
|
|
|
static inline uint32_t
|
|
crc32c_sse42_u64_mimic(uint64_t data, uint64_t init_val)
|
|
{
|
|
union {
|
|
uint32_t u32[2];
|
|
uint64_t u64;
|
|
} d;
|
|
|
|
d.u64 = data;
|
|
init_val = crc32c_sse42_u32(d.u32[0], (uint32_t)init_val);
|
|
init_val = crc32c_sse42_u32(d.u32[1], (uint32_t)init_val);
|
|
return (uint32_t)init_val;
|
|
}
|
|
|
|
static inline uint32_t
|
|
crc32c_sse42_u64(uint64_t data, uint64_t init_val)
|
|
{
|
|
__asm__ volatile(
|
|
"crc32q %[data], %[init_val];"
|
|
: [init_val] "+r" (init_val)
|
|
: [data] "rm" (data));
|
|
return (uint32_t)init_val;
|
|
}
|
|
|
|
/*
|
|
* Use single crc32 instruction to perform a hash on a byte value.
|
|
* Fall back to software crc32 implementation in case SSE4.2 is
|
|
* not supported.
|
|
*/
|
|
static inline uint32_t
|
|
rte_hash_crc_1byte(uint8_t data, uint32_t init_val)
|
|
{
|
|
if (likely(crc32_alg & CRC32_SSE42))
|
|
return crc32c_sse42_u8(data, init_val);
|
|
|
|
return crc32c_1byte(data, init_val);
|
|
}
|
|
|
|
/*
|
|
* Use single crc32 instruction to perform a hash on a 2 bytes value.
|
|
* Fall back to software crc32 implementation in case SSE4.2 is
|
|
* not supported.
|
|
*/
|
|
static inline uint32_t
|
|
rte_hash_crc_2byte(uint16_t data, uint32_t init_val)
|
|
{
|
|
if (likely(crc32_alg & CRC32_SSE42))
|
|
return crc32c_sse42_u16(data, init_val);
|
|
|
|
return crc32c_2bytes(data, init_val);
|
|
}
|
|
|
|
/*
|
|
* Use single crc32 instruction to perform a hash on a 4 byte value.
|
|
* Fall back to software crc32 implementation in case SSE4.2 is
|
|
* not supported.
|
|
*/
|
|
static inline uint32_t
|
|
rte_hash_crc_4byte(uint32_t data, uint32_t init_val)
|
|
{
|
|
if (likely(crc32_alg & CRC32_SSE42))
|
|
return crc32c_sse42_u32(data, init_val);
|
|
|
|
return crc32c_1word(data, init_val);
|
|
}
|
|
|
|
/*
|
|
* Use single crc32 instruction to perform a hash on a 8 byte value.
|
|
* Fall back to software crc32 implementation in case SSE4.2 is
|
|
* not supported.
|
|
*/
|
|
static inline uint32_t
|
|
rte_hash_crc_8byte(uint64_t data, uint32_t init_val)
|
|
{
|
|
#ifdef RTE_ARCH_X86_64
|
|
if (likely(crc32_alg == CRC32_SSE42_x64))
|
|
return crc32c_sse42_u64(data, init_val);
|
|
#endif
|
|
|
|
if (likely(crc32_alg & CRC32_SSE42))
|
|
return crc32c_sse42_u64_mimic(data, init_val);
|
|
|
|
return crc32c_2words(data, init_val);
|
|
}
|
|
|
|
#endif /* _RTE_CRC_X86_H_ */
|