00fabc423d
Add Marvell International Ltd. to the copyright holders. Fixes:0ddc9b815b("net/mrvl: add net PMD skeleton") Fixes:1a286a1139("doc: add mrvl NIC guide") Signed-off-by: Tomasz Duszynski <tdu@semihalf.com>
117 lines
4.0 KiB
C
117 lines
4.0 KiB
C
/*-
|
|
* BSD LICENSE
|
|
*
|
|
* Copyright(c) 2017 Marvell International Ltd.
|
|
* Copyright(c) 2017 Semihalf.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* * Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* * Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in
|
|
* the documentation and/or other materials provided with the
|
|
* distribution.
|
|
* * Neither the name of the copyright holder nor the names of its
|
|
* contributors may be used to endorse or promote products derived
|
|
* from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef _MRVL_ETHDEV_H_
|
|
#define _MRVL_ETHDEV_H_
|
|
|
|
#include <rte_spinlock.h>
|
|
#include <drivers/mv_pp2_cls.h>
|
|
#include <drivers/mv_pp2_ppio.h>
|
|
|
|
/** Maximum number of rx queues per port */
|
|
#define MRVL_PP2_RXQ_MAX 32
|
|
|
|
/** Maximum number of tx queues per port */
|
|
#define MRVL_PP2_TXQ_MAX 8
|
|
|
|
/** Minimum number of descriptors in tx queue */
|
|
#define MRVL_PP2_TXD_MIN 16
|
|
|
|
/** Maximum number of descriptors in tx queue */
|
|
#define MRVL_PP2_TXD_MAX 2048
|
|
|
|
/** Tx queue descriptors alignment */
|
|
#define MRVL_PP2_TXD_ALIGN 16
|
|
|
|
/** Minimum number of descriptors in rx queue */
|
|
#define MRVL_PP2_RXD_MIN 16
|
|
|
|
/** Maximum number of descriptors in rx queue */
|
|
#define MRVL_PP2_RXD_MAX 2048
|
|
|
|
/** Rx queue descriptors alignment */
|
|
#define MRVL_PP2_RXD_ALIGN 16
|
|
|
|
/** Maximum number of descriptors in tx aggregated queue */
|
|
#define MRVL_PP2_AGGR_TXQD_MAX 2048
|
|
|
|
/** Maximum number of Traffic Classes. */
|
|
#define MRVL_PP2_TC_MAX 8
|
|
|
|
/** Packet offset inside RX buffer. */
|
|
#define MRVL_PKT_OFFS 64
|
|
|
|
/** Maximum number of descriptors in shadow queue. Must be power of 2 */
|
|
#define MRVL_PP2_TX_SHADOWQ_SIZE MRVL_PP2_TXD_MAX
|
|
|
|
/** Shadow queue size mask (since shadow queue size is power of 2) */
|
|
#define MRVL_PP2_TX_SHADOWQ_MASK (MRVL_PP2_TX_SHADOWQ_SIZE - 1)
|
|
|
|
/** Minimum number of sent buffers to release from shadow queue to BM */
|
|
#define MRVL_PP2_BUF_RELEASE_BURST_SIZE 64
|
|
|
|
struct mrvl_priv {
|
|
/* Hot fields, used in fast path. */
|
|
struct pp2_bpool *bpool; /**< BPool pointer */
|
|
struct pp2_ppio *ppio; /**< Port handler pointer */
|
|
rte_spinlock_t lock; /**< Spinlock for checking bpool status */
|
|
uint16_t bpool_max_size; /**< BPool maximum size */
|
|
uint16_t bpool_min_size; /**< BPool minimum size */
|
|
uint16_t bpool_init_size; /**< Configured BPool size */
|
|
|
|
/** Mapping for DPDK rx queue->(TC, MRVL relative inq) */
|
|
struct {
|
|
uint8_t tc; /**< Traffic Class */
|
|
uint8_t inq; /**< Relative in-queue number */
|
|
} rxq_map[MRVL_PP2_RXQ_MAX] __rte_cache_aligned;
|
|
|
|
/* Configuration data, used sporadically. */
|
|
uint8_t pp_id;
|
|
uint8_t ppio_id;
|
|
uint8_t bpool_bit;
|
|
uint8_t rss_hf_tcp;
|
|
uint8_t uc_mc_flushed;
|
|
uint8_t vlan_flushed;
|
|
|
|
struct pp2_ppio_params ppio_params;
|
|
struct pp2_cls_qos_tbl_params qos_tbl_params;
|
|
struct pp2_cls_tbl *qos_tbl;
|
|
uint16_t nb_rx_queues;
|
|
};
|
|
|
|
/** Number of ports configured. */
|
|
extern int mrvl_ports_nb;
|
|
|
|
#endif /* _MRVL_ETHDEV_H_ */
|