b6e395692b
Add base support as ROC(Rest of Chip) API which will be used by PMD dmadev driver. This patch adds routines to init, fini, configure the DPI DMA device found in Marvell's CN9k or CN10k SoC families. Signed-off-by: Radha Mohan Chintakuntla <radhac@marvell.com>
41 lines
851 B
C
41 lines
851 B
C
/* SPDX-License-Identifier: BSD-3-Clause
|
|
* Copyright(C) 2021 Marvell.
|
|
*/
|
|
|
|
#ifndef _ROC_DPI_PRIV_H_
|
|
#define _ROC_DPI_PRIV_H_
|
|
|
|
#define DPI_MAX_VFS 8
|
|
|
|
/* DPI PF DBDF information macros */
|
|
#define DPI_PF_DBDF_DEVICE 0
|
|
#define DPI_PF_DBDF_FUNCTION 0
|
|
|
|
#define DPI_QUEUE_OPEN 0x1
|
|
#define DPI_QUEUE_CLOSE 0x2
|
|
#define DPI_REG_DUMP 0x3
|
|
#define DPI_GET_REG_CFG 0x4
|
|
|
|
#define DPI_CMD_QUEUE_SIZE 4096
|
|
#define DPI_CMD_QUEUE_BUFS 1024
|
|
|
|
typedef union dpi_mbox_msg_t {
|
|
uint64_t u[2];
|
|
struct dpi_mbox_message_s {
|
|
/* VF ID to configure */
|
|
uint64_t vfid : 4;
|
|
/* Command code */
|
|
uint64_t cmd : 4;
|
|
/* Command buffer size in 8-byte words */
|
|
uint64_t csize : 14;
|
|
/* aura of the command buffer */
|
|
uint64_t aura : 20;
|
|
/* SSO PF function */
|
|
uint64_t sso_pf_func : 16;
|
|
/* NPA PF function */
|
|
uint64_t npa_pf_func : 16;
|
|
} s;
|
|
} dpi_mbox_msg_t;
|
|
|
|
#endif
|