0d440d081c
Many exported headers rely on definitions found in rte_config.h without including it, as shown by the following command: grep -L '^#include <rte_config.h>' -- \ $(grep -Rl \ $(sed -n '/^#define \([^ ]\+\).*$/{s//\1/;H;};${x;s/\n//;s/\n/\\|/g;p;}' \ build/include/rte_config.h) \ -- build/include/) We cannot assume external applications will include rte_config.h on their own, neither directly nor through a -include parameter like DPDK does internally. This not only causes obvious compilation failures that can be reproduced with check-includes.sh such as: [...]/rte_memory.h:88:43: error: ‘RTE_CACHE_LINE_SIZE’ was not declared in this scope #define __rte_cache_aligned __rte_aligned(RTE_CACHE_LINE_SIZE) ^ It also results in less visible issues, for instance rte_hash_crc.h relying on RTE_ARCH_X86_64's presence to provide dedicated inline functions. This patch partially reverts the commit below and adds missing include lines to the remaining files. Fixes: f1a7a5c5f404 ("remove include of generated config header") Cc: stable@dpdk.org Signed-off-by: Adrien Mazarguil <adrien.mazarguil@6wind.com> Acked-by: Thomas Monjalon <thomas@monjalon.net>
199 lines
5.2 KiB
C
199 lines
5.2 KiB
C
/* SPDX-License-Identifier: BSD-3-Clause
|
|
* Copyright(c) 2010-2014 Intel Corporation
|
|
*/
|
|
|
|
#ifndef _RTE_MEMORY_H_
|
|
#define _RTE_MEMORY_H_
|
|
|
|
/**
|
|
* @file
|
|
*
|
|
* Memory-related RTE API.
|
|
*/
|
|
|
|
#include <stdint.h>
|
|
#include <stddef.h>
|
|
#include <stdio.h>
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
#include <rte_common.h>
|
|
#include <rte_config.h>
|
|
|
|
__extension__
|
|
enum rte_page_sizes {
|
|
RTE_PGSIZE_4K = 1ULL << 12,
|
|
RTE_PGSIZE_64K = 1ULL << 16,
|
|
RTE_PGSIZE_256K = 1ULL << 18,
|
|
RTE_PGSIZE_2M = 1ULL << 21,
|
|
RTE_PGSIZE_16M = 1ULL << 24,
|
|
RTE_PGSIZE_256M = 1ULL << 28,
|
|
RTE_PGSIZE_512M = 1ULL << 29,
|
|
RTE_PGSIZE_1G = 1ULL << 30,
|
|
RTE_PGSIZE_4G = 1ULL << 32,
|
|
RTE_PGSIZE_16G = 1ULL << 34,
|
|
};
|
|
|
|
#define SOCKET_ID_ANY -1 /**< Any NUMA socket. */
|
|
#define RTE_CACHE_LINE_MASK (RTE_CACHE_LINE_SIZE-1) /**< Cache line mask. */
|
|
|
|
#define RTE_CACHE_LINE_ROUNDUP(size) \
|
|
(RTE_CACHE_LINE_SIZE * ((size + RTE_CACHE_LINE_SIZE - 1) / RTE_CACHE_LINE_SIZE))
|
|
/**< Return the first cache-aligned value greater or equal to size. */
|
|
|
|
/**< Cache line size in terms of log2 */
|
|
#if RTE_CACHE_LINE_SIZE == 64
|
|
#define RTE_CACHE_LINE_SIZE_LOG2 6
|
|
#elif RTE_CACHE_LINE_SIZE == 128
|
|
#define RTE_CACHE_LINE_SIZE_LOG2 7
|
|
#else
|
|
#error "Unsupported cache line size"
|
|
#endif
|
|
|
|
#define RTE_CACHE_LINE_MIN_SIZE 64 /**< Minimum Cache line size. */
|
|
|
|
/**
|
|
* Force alignment to cache line.
|
|
*/
|
|
#define __rte_cache_aligned __rte_aligned(RTE_CACHE_LINE_SIZE)
|
|
|
|
/**
|
|
* Force minimum cache line alignment.
|
|
*/
|
|
#define __rte_cache_min_aligned __rte_aligned(RTE_CACHE_LINE_MIN_SIZE)
|
|
|
|
typedef uint64_t phys_addr_t; /**< Physical address. */
|
|
#define RTE_BAD_PHYS_ADDR ((phys_addr_t)-1)
|
|
/**
|
|
* IO virtual address type.
|
|
* When the physical addressing mode (IOVA as PA) is in use,
|
|
* the translation from an IO virtual address (IOVA) to a physical address
|
|
* is a direct mapping, i.e. the same value.
|
|
* Otherwise, in virtual mode (IOVA as VA), an IOMMU may do the translation.
|
|
*/
|
|
typedef uint64_t rte_iova_t;
|
|
#define RTE_BAD_IOVA ((rte_iova_t)-1)
|
|
|
|
/**
|
|
* Physical memory segment descriptor.
|
|
*/
|
|
struct rte_memseg {
|
|
RTE_STD_C11
|
|
union {
|
|
phys_addr_t phys_addr; /**< deprecated - Start physical address. */
|
|
rte_iova_t iova; /**< Start IO address. */
|
|
};
|
|
RTE_STD_C11
|
|
union {
|
|
void *addr; /**< Start virtual address. */
|
|
uint64_t addr_64; /**< Makes sure addr is always 64 bits */
|
|
};
|
|
size_t len; /**< Length of the segment. */
|
|
uint64_t hugepage_sz; /**< The pagesize of underlying memory */
|
|
int32_t socket_id; /**< NUMA socket ID. */
|
|
uint32_t nchannel; /**< Number of channels. */
|
|
uint32_t nrank; /**< Number of ranks. */
|
|
} __rte_packed;
|
|
|
|
/**
|
|
* Lock page in physical memory and prevent from swapping.
|
|
*
|
|
* @param virt
|
|
* The virtual address.
|
|
* @return
|
|
* 0 on success, negative on error.
|
|
*/
|
|
int rte_mem_lock_page(const void *virt);
|
|
|
|
/**
|
|
* Get physical address of any mapped virtual address in the current process.
|
|
* It is found by browsing the /proc/self/pagemap special file.
|
|
* The page must be locked.
|
|
*
|
|
* @param virt
|
|
* The virtual address.
|
|
* @return
|
|
* The physical address or RTE_BAD_IOVA on error.
|
|
*/
|
|
phys_addr_t rte_mem_virt2phy(const void *virt);
|
|
|
|
/**
|
|
* Get IO virtual address of any mapped virtual address in the current process.
|
|
*
|
|
* @param virt
|
|
* The virtual address.
|
|
* @return
|
|
* The IO address or RTE_BAD_IOVA on error.
|
|
*/
|
|
rte_iova_t rte_mem_virt2iova(const void *virt);
|
|
|
|
/**
|
|
* Get the layout of the available physical memory.
|
|
*
|
|
* It can be useful for an application to have the full physical
|
|
* memory layout to decide the size of a memory zone to reserve. This
|
|
* table is stored in rte_config (see rte_eal_get_configuration()).
|
|
*
|
|
* @return
|
|
* - On success, return a pointer to a read-only table of struct
|
|
* rte_physmem_desc elements, containing the layout of all
|
|
* addressable physical memory. The last element of the table
|
|
* contains a NULL address.
|
|
* - On error, return NULL. This should not happen since it is a fatal
|
|
* error that will probably cause the entire system to panic.
|
|
*/
|
|
const struct rte_memseg *rte_eal_get_physmem_layout(void);
|
|
|
|
/**
|
|
* Dump the physical memory layout to a file.
|
|
*
|
|
* @param f
|
|
* A pointer to a file for output
|
|
*/
|
|
void rte_dump_physmem_layout(FILE *f);
|
|
|
|
/**
|
|
* Get the total amount of available physical memory.
|
|
*
|
|
* @return
|
|
* The total amount of available physical memory in bytes.
|
|
*/
|
|
uint64_t rte_eal_get_physmem_size(void);
|
|
|
|
/**
|
|
* Get the number of memory channels.
|
|
*
|
|
* @return
|
|
* The number of memory channels on the system. The value is 0 if unknown
|
|
* or not the same on all devices.
|
|
*/
|
|
unsigned rte_memory_get_nchannel(void);
|
|
|
|
/**
|
|
* Get the number of memory ranks.
|
|
*
|
|
* @return
|
|
* The number of memory ranks on the system. The value is 0 if unknown or
|
|
* not the same on all devices.
|
|
*/
|
|
unsigned rte_memory_get_nrank(void);
|
|
|
|
/**
|
|
* Drivers based on uio will not load unless physical
|
|
* addresses are obtainable. It is only possible to get
|
|
* physical addresses when running as a privileged user.
|
|
*
|
|
* @return
|
|
* 1 if the system is able to obtain physical addresses.
|
|
* 0 if using DMA addresses through an IOMMU.
|
|
*/
|
|
int rte_eal_using_phys_addrs(void);
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* _RTE_MEMORY_H_ */
|