e43b51fec3
Add Marvell CN9k mempool ops and implement CN9k mempool alloc which makes sure that the element size always occupy odd number of cachelines to ensure even distribution among of elements among L1D cache sets. Signed-off-by: Pavan Nikhilesh <pbhagavatula@marvell.com> Signed-off-by: Ashwin Sekhar T K <asekhar@marvell.com> |
||
---|---|---|
.. | ||
bucket | ||
cnxk | ||
dpaa | ||
dpaa2 | ||
octeontx | ||
octeontx2 | ||
ring | ||
stack | ||
meson.build |