76d794566d
The maximum number of queues for hns3 PF and VF driver is 64 based on hns3 network engine with revision_id equals 0x21. Based on hns3 network engine with revision_id equals 0x30, the hns3 PF PMD driver can support up to 1280 queues, and hns3 VF PMD driver can support up to 128 queues. The following points need to be modified to support maximizing queue number and maintain better compatibility: 1) Maximizing the number of queues for hns3 PF and VF PMD driver In current version, VF is not supported when PF is driven by hns3 PMD driver. If maximum queue numbers allocated to PF PMD driver is less than total tqps_num allocated to this port, all remaining number of queues are mapped to VF function, which is unreasonable. So we fix that all remaining number of queues are mapped to PF function. Using RTE_LIBRTE_HNS3_MAX_TQP_NUM_PER_PF which comes from configuration file to limit the queue number allocated to PF device based on hns3 network engine with revision_id greater than 0x30. And PF device still keep the maximum 64 queues based on hns3 network engine with revision_id equals 0x21. Remove restriction of the macro HNS3_MAX_TQP_NUM_PER_FUNC on the maximum number of queues in hns3 VF PMD driver and use the value allocated by hns3 PF kernel netdev driver. 2) According to the queue number allocated to PF device, a variable array for Rx and Tx queue is dynamically allocated to record the statistics of Rx and Tx queues during the .dev_init ops implementation function. 3) Add an extended field in hns3_pf_res_cmd to support the case that numbers of queue are greater than 1024. 4) Use new base address of Rx or Tx queue if QUEUE_ID of Rx or Tx queue is greater than 1024. 5) Remove queue id mask and use all bits of actual queue_id as the queue_id to configure hardware. 6) Currently, 0~9 bits of qset_id in hns3_nq_to_qs_link_cmd used to record actual qset id and 10 bit as VLD bit are configured to hardware. So we also need to use 11~15 bits when actual qset_id is greater than 1024. 7) The number of queue sets based on different network engine are different. We use it to calculate group number and configure to hardware in the backpressure configuration. 8) Adding check operations for number of Rx and Tx queue user configured when mapping queue to tc Rx queue numbers under a single TC must be less than rss_size_max supported by a single TC. Rx and Tx queue numbers are allocated to every TC by average. So Rx and Tx queue numbers must be an integer multiple of 2, or redundant queues are not available. 9) We can specify which packets enter the queue with a specific queue number, when creating flow table rules by rte_flow API. Currently, driver uses 0~9 bits to record the queue_id. So it is necessary to extend one bit field to record queue_id and configure to hardware, if the queue_id is greater than 1024. Signed-off-by: Huisong Li <lihuisong@huawei.com> Signed-off-by: Wei Hu (Xavier) <xavier.huwei@huawei.com>
138 lines
3.4 KiB
C
138 lines
3.4 KiB
C
/* SPDX-License-Identifier: BSD-3-Clause
|
|
* Copyright(c) 2017 Intel Corporation
|
|
*/
|
|
|
|
/**
|
|
* @file Header file containing DPDK compilation parameters
|
|
*
|
|
* Header file containing DPDK compilation parameters. Also include the
|
|
* meson-generated header file containing the detected parameters that
|
|
* are variable across builds or build environments.
|
|
*/
|
|
#ifndef _RTE_CONFIG_H_
|
|
#define _RTE_CONFIG_H_
|
|
|
|
#include <rte_build_config.h>
|
|
|
|
/* legacy defines */
|
|
#ifdef RTE_EXEC_ENV_LINUX
|
|
#define RTE_EXEC_ENV_LINUXAPP 1
|
|
#endif
|
|
#ifdef RTE_EXEC_ENV_FREEBSD
|
|
#define RTE_EXEC_ENV_BSDAPP 1
|
|
#endif
|
|
|
|
/* String that appears before the version number */
|
|
#define RTE_VER_PREFIX "DPDK"
|
|
|
|
/****** library defines ********/
|
|
|
|
/* EAL defines */
|
|
#define RTE_MAX_HEAPS 32
|
|
#define RTE_MAX_MEMSEG_LISTS 128
|
|
#define RTE_MAX_MEMSEG_PER_LIST 8192
|
|
#define RTE_MAX_MEM_MB_PER_LIST 32768
|
|
#define RTE_MAX_MEMSEG_PER_TYPE 32768
|
|
#define RTE_MAX_MEM_MB_PER_TYPE 65536
|
|
#define RTE_MAX_MEMZONE 2560
|
|
#define RTE_MAX_TAILQ 32
|
|
#define RTE_LOG_DP_LEVEL RTE_LOG_INFO
|
|
#define RTE_BACKTRACE 1
|
|
#define RTE_MAX_VFIO_CONTAINERS 64
|
|
|
|
/* bsd module defines */
|
|
#define RTE_CONTIGMEM_MAX_NUM_BUFS 64
|
|
#define RTE_CONTIGMEM_DEFAULT_NUM_BUFS 1
|
|
#define RTE_CONTIGMEM_DEFAULT_BUF_SIZE (512*1024*1024)
|
|
|
|
/* mempool defines */
|
|
#define RTE_MEMPOOL_CACHE_MAX_SIZE 512
|
|
|
|
/* mbuf defines */
|
|
#define RTE_MBUF_DEFAULT_MEMPOOL_OPS "ring_mp_mc"
|
|
#define RTE_MBUF_REFCNT_ATOMIC 1
|
|
#define RTE_PKTMBUF_HEADROOM 128
|
|
|
|
/* ether defines */
|
|
#define RTE_MAX_QUEUES_PER_PORT 1024
|
|
#define RTE_ETHDEV_QUEUE_STAT_CNTRS 16
|
|
#define RTE_ETHDEV_RXTX_CALLBACKS 1
|
|
|
|
/* cryptodev defines */
|
|
#define RTE_CRYPTO_MAX_DEVS 64
|
|
#define RTE_CRYPTODEV_NAME_LEN 64
|
|
|
|
/* compressdev defines */
|
|
#define RTE_COMPRESS_MAX_DEVS 64
|
|
|
|
/* regexdev defines */
|
|
#define RTE_MAX_REGEXDEV_DEVS 32
|
|
|
|
/* eventdev defines */
|
|
#define RTE_EVENT_MAX_DEVS 16
|
|
#define RTE_EVENT_MAX_QUEUES_PER_DEV 64
|
|
#define RTE_EVENT_TIMER_ADAPTER_NUM_MAX 32
|
|
#define RTE_EVENT_ETH_INTR_RING_SIZE 1024
|
|
#define RTE_EVENT_CRYPTO_ADAPTER_MAX_INSTANCE 32
|
|
#define RTE_EVENT_ETH_TX_ADAPTER_MAX_INSTANCE 32
|
|
|
|
/* rawdev defines */
|
|
#define RTE_RAWDEV_MAX_DEVS 64
|
|
|
|
/* ip_fragmentation defines */
|
|
#define RTE_LIBRTE_IP_FRAG_MAX_FRAG 4
|
|
#undef RTE_LIBRTE_IP_FRAG_TBL_STAT
|
|
|
|
/* rte_power defines */
|
|
#define RTE_MAX_LCORE_FREQS 64
|
|
|
|
/* rte_sched defines */
|
|
#undef RTE_SCHED_RED
|
|
#undef RTE_SCHED_COLLECT_STATS
|
|
#undef RTE_SCHED_SUBPORT_TC_OV
|
|
#define RTE_SCHED_PORT_N_GRINDERS 8
|
|
#undef RTE_SCHED_VECTOR
|
|
|
|
/* KNI defines */
|
|
#define RTE_KNI_PREEMPT_DEFAULT 1
|
|
|
|
/* rte_graph defines */
|
|
#define RTE_GRAPH_BURST_SIZE 256
|
|
#define RTE_LIBRTE_GRAPH_STATS 1
|
|
|
|
/****** driver defines ********/
|
|
|
|
/* QuickAssist device */
|
|
/* Max. number of QuickAssist devices which can be attached */
|
|
#define RTE_PMD_QAT_MAX_PCI_DEVICES 48
|
|
#define RTE_PMD_QAT_COMP_SGL_MAX_SEGMENTS 16
|
|
#define RTE_PMD_QAT_COMP_IM_BUFFER_SIZE 65536
|
|
|
|
/* virtio crypto defines */
|
|
#define RTE_MAX_VIRTIO_CRYPTO 32
|
|
|
|
/* DPAA SEC max cryptodev devices*/
|
|
#define RTE_LIBRTE_DPAA_MAX_CRYPTODEV 4
|
|
|
|
/* fm10k defines */
|
|
#define RTE_LIBRTE_FM10K_RX_OLFLAGS_ENABLE 1
|
|
|
|
/* hns3 defines */
|
|
#define RTE_LIBRTE_HNS3_MAX_TQP_NUM_PER_PF 256
|
|
|
|
/* i40e defines */
|
|
#define RTE_LIBRTE_I40E_RX_ALLOW_BULK_ALLOC 1
|
|
#undef RTE_LIBRTE_I40E_16BYTE_RX_DESC
|
|
#define RTE_LIBRTE_I40E_QUEUE_NUM_PER_PF 64
|
|
#define RTE_LIBRTE_I40E_QUEUE_NUM_PER_VF 4
|
|
#define RTE_LIBRTE_I40E_QUEUE_NUM_PER_VM 4
|
|
|
|
/* Ring net PMD settings */
|
|
#define RTE_PMD_RING_MAX_RX_RINGS 16
|
|
#define RTE_PMD_RING_MAX_TX_RINGS 16
|
|
|
|
/* QEDE PMD defines */
|
|
#define RTE_LIBRTE_QEDE_FW ""
|
|
|
|
#endif /* _RTE_CONFIG_H_ */
|