Yuying Zhang
ec732d933d
net/ice: fix QinQ switch rule input set mask
...
QinQ switch rule doesn't support ethertype field match.
QinQ ethertype pattern should not be created. Change the
input set mask to fix the issue.
Fixes: bb3386f348dd ("net/ice: enable QinQ filter for switch")
Signed-off-by: Yuying Zhang <yuying.zhang@intel.com>
Acked-by: Qi Zhang <qi.z.zhang@intel.com>
2021-02-04 18:19:36 +01:00
..
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-02-03 00:48:11 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 18:16:08 +01:00
2021-01-29 18:16:07 +01:00
2021-01-29 18:16:12 +01:00
2021-01-29 20:59:09 +01:00
2021-02-03 00:48:11 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-02-03 00:48:11 +01:00
2021-01-29 18:16:11 +01:00
2021-02-03 00:48:11 +01:00
2021-02-04 18:19:36 +01:00
2021-01-29 20:59:09 +01:00
2021-02-03 00:48:11 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 18:16:08 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 18:16:08 +01:00
2021-02-04 18:19:36 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 18:16:11 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 18:16:12 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 18:16:08 +01:00
2021-01-29 18:16:12 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-02-03 11:37:08 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 20:59:09 +01:00
2020-11-20 16:05:35 +01:00
2021-01-29 20:59:09 +01:00
2021-02-04 18:19:36 +01:00
2021-01-29 20:59:09 +01:00
2021-01-29 18:16:12 +01:00