2014-03-18 22:07:45 +00:00
|
|
|
Pull in r198149 from upstream llvm trunk (by Venkatraman Govindaraju):
|
|
|
|
|
|
|
|
[SparcV9] For codegen generated library calls that return float, set inreg flag manually in LowerCall().
|
|
|
|
This makes the sparc backend to generate Sparc64 ABI compliant code.
|
|
|
|
|
2014-05-24 22:27:31 +00:00
|
|
|
Introduced here: http://svnweb.freebsd.org/changeset/base/262261
|
2014-03-18 22:07:45 +00:00
|
|
|
|
|
|
|
Index: lib/Target/Sparc/SparcISelLowering.cpp
|
|
|
|
===================================================================
|
|
|
|
--- lib/Target/Sparc/SparcISelLowering.cpp
|
|
|
|
+++ lib/Target/Sparc/SparcISelLowering.cpp
|
|
|
|
@@ -1252,6 +1252,12 @@ SparcTargetLowering::LowerCall_64(TargetLowering::
|
|
|
|
SmallVector<CCValAssign, 16> RVLocs;
|
|
|
|
CCState RVInfo(CLI.CallConv, CLI.IsVarArg, DAG.getMachineFunction(),
|
|
|
|
DAG.getTarget(), RVLocs, *DAG.getContext());
|
|
|
|
+
|
|
|
|
+ // Set inreg flag manually for codegen generated library calls that
|
|
|
|
+ // return float.
|
|
|
|
+ if (CLI.Ins.size() == 1 && CLI.Ins[0].VT == MVT::f32 && CLI.CS == 0)
|
|
|
|
+ CLI.Ins[0].Flags.setInReg();
|
|
|
|
+
|
|
|
|
RVInfo.AnalyzeCallResult(CLI.Ins, CC_Sparc64);
|
|
|
|
|
|
|
|
// Copy all of the result registers out of their specified physreg.
|
|
|
|
Index: test/CodeGen/SPARC/64abi.ll
|
|
|
|
===================================================================
|
|
|
|
--- test/CodeGen/SPARC/64abi.ll
|
|
|
|
+++ test/CodeGen/SPARC/64abi.ll
|
|
|
|
@@ -440,4 +440,25 @@ entry:
|
|
|
|
ret i64 %0
|
|
|
|
}
|
|
|
|
|
|
|
|
+; CHECK-LABEL: test_call_libfunc
|
|
|
|
+; CHECK: st %f1, [%fp+[[Offset0:[0-9]+]]]
|
|
|
|
+; CHECK: fmovs %f3, %f1
|
|
|
|
+; CHECK: call cosf
|
|
|
|
+; CHECK: st %f0, [%fp+[[Offset1:[0-9]+]]]
|
|
|
|
+; CHECK: ld [%fp+[[Offset0]]], %f1
|
|
|
|
+; CHECK: call sinf
|
|
|
|
+; CHECK: ld [%fp+[[Offset1]]], %f1
|
|
|
|
+; CHECK: fmuls %f1, %f0, %f0
|
|
|
|
|
|
|
|
+define inreg float @test_call_libfunc(float %arg0, float %arg1) {
|
|
|
|
+entry:
|
|
|
|
+ %0 = tail call inreg float @cosf(float %arg1)
|
|
|
|
+ %1 = tail call inreg float @sinf(float %arg0)
|
|
|
|
+ %2 = fmul float %0, %1
|
|
|
|
+ ret float %2
|
|
|
|
+}
|
|
|
|
+
|
|
|
|
+declare inreg float @cosf(float %arg) readnone nounwind
|
|
|
|
+declare inreg float @sinf(float %arg) readnone nounwind
|
|
|
|
+
|
|
|
|
+
|