1997-05-26 17:58:27 +00:00
|
|
|
/*
|
|
|
|
* from: vector.s, 386BSD 0.1 unknown origin
|
1999-08-28 01:08:13 +00:00
|
|
|
* $FreeBSD$
|
1997-05-26 17:58:27 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
|
1997-08-10 20:59:07 +00:00
|
|
|
#include <machine/apic.h>
|
1997-07-28 03:59:54 +00:00
|
|
|
#include <machine/smp.h>
|
1997-08-10 20:59:07 +00:00
|
|
|
|
1997-05-26 17:58:27 +00:00
|
|
|
/* convert an absolute IRQ# into a bitmask */
|
|
|
|
#define IRQ_BIT(irq_num) (1 << (irq_num))
|
|
|
|
|
|
|
|
/* make an index into the IO APIC from the IRQ# */
|
|
|
|
#define REDTBL_IDX(irq_num) (0x10 + ((irq_num) * 2))
|
|
|
|
|
2000-10-06 02:20:21 +00:00
|
|
|
/*
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
#define PUSH_FRAME \
|
|
|
|
pushl $0 ; /* dummy error code */ \
|
|
|
|
pushl $0 ; /* dummy trap type */ \
|
|
|
|
pushal ; \
|
|
|
|
pushl %ds ; /* save data and extra segments ... */ \
|
|
|
|
pushl %es ; \
|
|
|
|
pushl %fs
|
|
|
|
|
|
|
|
#define POP_FRAME \
|
|
|
|
popl %fs ; \
|
|
|
|
popl %es ; \
|
|
|
|
popl %ds ; \
|
|
|
|
popal ; \
|
|
|
|
addl $4+4,%esp
|
1997-08-20 05:25:48 +00:00
|
|
|
|
1997-05-26 17:58:27 +00:00
|
|
|
/*
|
2000-09-07 01:33:02 +00:00
|
|
|
* Macros for interrupt entry, call to handler, and exit.
|
1997-05-26 17:58:27 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#define FAST_INTR(irq_num, vec_name) \
|
|
|
|
.text ; \
|
|
|
|
SUPERALIGN_TEXT ; \
|
|
|
|
IDTVEC(vec_name) ; \
|
2000-10-06 02:20:21 +00:00
|
|
|
PUSH_FRAME ; \
|
1997-05-26 17:58:27 +00:00
|
|
|
movl $KDSEL,%eax ; \
|
2000-05-10 01:24:23 +00:00
|
|
|
mov %ax,%ds ; \
|
2000-10-06 02:20:21 +00:00
|
|
|
mov %ax,%es ; \
|
1999-04-28 01:04:33 +00:00
|
|
|
movl $KPSEL,%eax ; \
|
2000-05-10 01:24:23 +00:00
|
|
|
mov %ax,%fs ; \
|
2000-10-06 02:20:21 +00:00
|
|
|
FAKE_MCOUNT(13*4(%esp)) ; \
|
Change the preemption code for software interrupt thread schedules and
mutex releases to not require flags for the cases when preemption is
not allowed:
The purpose of the MTX_NOSWITCH and SWI_NOSWITCH flags is to prevent
switching to a higher priority thread on mutex releease and swi schedule,
respectively when that switch is not safe. Now that the critical section
API maintains a per-thread nesting count, the kernel can easily check
whether or not it should switch without relying on flags from the
programmer. This fixes a few bugs in that all current callers of
swi_sched() used SWI_NOSWITCH, when in fact, only the ones called from
fast interrupt handlers and the swi_sched of softclock needed this flag.
Note that to ensure that swi_sched()'s in clock and fast interrupt
handlers do not switch, these handlers have to be explicitly wrapped
in critical_enter/exit pairs. Presently, just wrapping the handlers is
sufficient, but in the future with the fully preemptive kernel, the
interrupt must be EOI'd before critical_exit() is called. (critical_exit()
can switch due to a deferred preemption in a fully preemptive kernel.)
I've tested the changes to the interrupt code on i386 and alpha. I have
not tested ia64, but the interrupt code is almost identical to the alpha
code, so I expect it will work fine. PowerPC and ARM do not yet have
interrupt code in the tree so they shouldn't be broken. Sparc64 is
broken, but that's been ok'd by jake and tmm who will be fixing the
interrupt code for sparc64 shortly.
Reviewed by: peter
Tested on: i386, alpha
2002-01-05 08:47:13 +00:00
|
|
|
call critical_enter ; \
|
2001-09-12 08:38:13 +00:00
|
|
|
movl PCPU(CURTHREAD),%ebx ; \
|
|
|
|
incl TD_INTR_NESTING_LEVEL(%ebx) ; \
|
2001-02-25 06:29:04 +00:00
|
|
|
pushl intr_unit + (irq_num) * 4 ; \
|
2001-09-12 08:38:13 +00:00
|
|
|
call *intr_handler + (irq_num) * 4 ; /* do the work ASAP */ \
|
1997-08-20 05:25:48 +00:00
|
|
|
addl $4, %esp ; \
|
2001-02-25 06:29:04 +00:00
|
|
|
movl $0, lapic+LA_EOI ; \
|
1997-08-20 05:25:48 +00:00
|
|
|
lock ; \
|
2001-02-25 06:29:04 +00:00
|
|
|
incl cnt+V_INTR ; /* book-keeping can wait */ \
|
|
|
|
movl intr_countp + (irq_num) * 4, %eax ; \
|
1997-08-20 05:25:48 +00:00
|
|
|
lock ; \
|
|
|
|
incl (%eax) ; \
|
2001-09-12 08:38:13 +00:00
|
|
|
decl TD_INTR_NESTING_LEVEL(%ebx) ; \
|
Change the preemption code for software interrupt thread schedules and
mutex releases to not require flags for the cases when preemption is
not allowed:
The purpose of the MTX_NOSWITCH and SWI_NOSWITCH flags is to prevent
switching to a higher priority thread on mutex releease and swi schedule,
respectively when that switch is not safe. Now that the critical section
API maintains a per-thread nesting count, the kernel can easily check
whether or not it should switch without relying on flags from the
programmer. This fixes a few bugs in that all current callers of
swi_sched() used SWI_NOSWITCH, when in fact, only the ones called from
fast interrupt handlers and the swi_sched of softclock needed this flag.
Note that to ensure that swi_sched()'s in clock and fast interrupt
handlers do not switch, these handlers have to be explicitly wrapped
in critical_enter/exit pairs. Presently, just wrapping the handlers is
sufficient, but in the future with the fully preemptive kernel, the
interrupt must be EOI'd before critical_exit() is called. (critical_exit()
can switch due to a deferred preemption in a fully preemptive kernel.)
I've tested the changes to the interrupt code on i386 and alpha. I have
not tested ia64, but the interrupt code is almost identical to the alpha
code, so I expect it will work fine. PowerPC and ARM do not yet have
interrupt code in the tree so they shouldn't be broken. Sparc64 is
broken, but that's been ok'd by jake and tmm who will be fixing the
interrupt code for sparc64 shortly.
Reviewed by: peter
Tested on: i386, alpha
2002-01-05 08:47:13 +00:00
|
|
|
call critical_exit ; \
|
1997-08-20 05:25:48 +00:00
|
|
|
MEXITCOUNT ; \
|
2001-02-25 06:29:04 +00:00
|
|
|
jmp doreti
|
1997-08-21 05:08:25 +00:00
|
|
|
|
1998-09-06 22:41:42 +00:00
|
|
|
#define IOAPICADDR(irq_num) CNAME(int_to_apicintpin) + 16 * (irq_num) + 8
|
|
|
|
#define REDIRIDX(irq_num) CNAME(int_to_apicintpin) + 16 * (irq_num) + 12
|
|
|
|
|
1998-03-03 22:56:30 +00:00
|
|
|
#define MASK_IRQ(irq_num) \
|
2001-12-20 23:48:31 +00:00
|
|
|
ICU_LOCK ; /* into critical reg */ \
|
2001-02-25 06:29:04 +00:00
|
|
|
testl $IRQ_BIT(irq_num), apic_imen ; \
|
1998-03-03 22:56:30 +00:00
|
|
|
jne 7f ; /* masked, don't mask */ \
|
2001-02-25 06:29:04 +00:00
|
|
|
orl $IRQ_BIT(irq_num), apic_imen ; /* set the mask bit */ \
|
1998-09-06 22:41:42 +00:00
|
|
|
movl IOAPICADDR(irq_num), %ecx ; /* ioapic addr */ \
|
|
|
|
movl REDIRIDX(irq_num), %eax ; /* get the index */ \
|
|
|
|
movl %eax, (%ecx) ; /* write the index */ \
|
1997-08-21 05:08:25 +00:00
|
|
|
movl IOAPIC_WINDOW(%ecx), %eax ; /* current value */ \
|
|
|
|
orl $IOART_INTMASK, %eax ; /* set the mask */ \
|
|
|
|
movl %eax, IOAPIC_WINDOW(%ecx) ; /* new value */ \
|
1998-03-03 22:56:30 +00:00
|
|
|
7: ; /* already masked */ \
|
2001-12-20 23:48:31 +00:00
|
|
|
ICU_UNLOCK
|
1998-03-03 22:56:30 +00:00
|
|
|
/*
|
|
|
|
* Test to see whether we are handling an edge or level triggered INT.
|
|
|
|
* Level-triggered INTs must still be masked as we don't clear the source,
|
|
|
|
* and the EOI cycle would cause redundant INTs to occur.
|
|
|
|
*/
|
|
|
|
#define MASK_LEVEL_IRQ(irq_num) \
|
2001-02-25 06:29:04 +00:00
|
|
|
testl $IRQ_BIT(irq_num), apic_pin_trigger ; \
|
1998-03-03 22:56:30 +00:00
|
|
|
jz 9f ; /* edge, don't mask */ \
|
|
|
|
MASK_IRQ(irq_num) ; \
|
|
|
|
9:
|
1997-08-21 05:08:25 +00:00
|
|
|
|
1998-03-03 22:56:30 +00:00
|
|
|
|
|
|
|
#ifdef APIC_INTR_REORDER
|
|
|
|
#define EOI_IRQ(irq_num) \
|
2001-02-25 06:29:04 +00:00
|
|
|
movl apic_isrbit_location + 8 * (irq_num), %eax ; \
|
1998-03-03 22:56:30 +00:00
|
|
|
movl (%eax), %eax ; \
|
2001-02-25 06:29:04 +00:00
|
|
|
testl apic_isrbit_location + 4 + 8 * (irq_num), %eax ; \
|
1998-03-03 22:56:30 +00:00
|
|
|
jz 9f ; /* not active */ \
|
2001-02-25 06:29:04 +00:00
|
|
|
movl $0, lapic+LA_EOI ; \
|
1998-03-03 22:56:30 +00:00
|
|
|
9:
|
|
|
|
|
|
|
|
#else
|
|
|
|
#define EOI_IRQ(irq_num) \
|
2001-02-25 06:29:04 +00:00
|
|
|
testl $IRQ_BIT(irq_num), lapic+LA_ISR1; \
|
1998-03-03 22:56:30 +00:00
|
|
|
jz 9f ; /* not active */ \
|
2001-02-25 06:29:04 +00:00
|
|
|
movl $0, lapic+LA_EOI; \
|
1998-03-03 22:56:30 +00:00
|
|
|
9:
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
1997-08-21 05:08:25 +00:00
|
|
|
/*
|
2000-09-07 01:33:02 +00:00
|
|
|
* Test to see if the source is currently masked, clear if so.
|
1997-08-21 05:08:25 +00:00
|
|
|
*/
|
|
|
|
#define UNMASK_IRQ(irq_num) \
|
2001-12-20 23:48:31 +00:00
|
|
|
ICU_LOCK ; /* into critical reg */ \
|
1997-08-21 05:08:25 +00:00
|
|
|
testl $IRQ_BIT(irq_num), _apic_imen ; \
|
1998-03-03 22:56:30 +00:00
|
|
|
je 7f ; /* bit clear, not masked */ \
|
1997-08-21 05:08:25 +00:00
|
|
|
andl $~IRQ_BIT(irq_num), _apic_imen ;/* clear mask bit */ \
|
2000-12-04 21:15:14 +00:00
|
|
|
movl IOAPICADDR(irq_num), %ecx ; /* ioapic addr */ \
|
1998-09-06 22:41:42 +00:00
|
|
|
movl REDIRIDX(irq_num), %eax ; /* get the index */ \
|
2000-12-04 21:15:14 +00:00
|
|
|
movl %eax, (%ecx) ; /* write the index */ \
|
|
|
|
movl IOAPIC_WINDOW(%ecx), %eax ; /* current value */ \
|
|
|
|
andl $~IOART_INTMASK, %eax ; /* clear the mask */ \
|
|
|
|
movl %eax, IOAPIC_WINDOW(%ecx) ; /* new value */ \
|
|
|
|
7: ; /* already unmasked */ \
|
2001-12-20 23:48:31 +00:00
|
|
|
ICU_UNLOCK
|
1997-08-21 05:08:25 +00:00
|
|
|
|
2000-09-07 01:33:02 +00:00
|
|
|
/*
|
|
|
|
* Slow, threaded interrupts.
|
|
|
|
*
|
|
|
|
* XXX Most of the parameters here are obsolete. Fix this when we're
|
|
|
|
* done.
|
|
|
|
* XXX we really shouldn't return via doreti if we just schedule the
|
|
|
|
* interrupt handler and don't run anything. We could just do an
|
|
|
|
* iret. FIXME.
|
|
|
|
*/
|
1999-05-28 14:08:59 +00:00
|
|
|
#define INTR(irq_num, vec_name, maybe_extra_ipending) \
|
1997-08-29 18:45:23 +00:00
|
|
|
.text ; \
|
|
|
|
SUPERALIGN_TEXT ; \
|
2001-01-19 10:51:13 +00:00
|
|
|
/* _XintrNN: entry point used by IDT/HWIs via _vec[]. */ \
|
1997-08-29 18:45:23 +00:00
|
|
|
IDTVEC(vec_name) ; \
|
|
|
|
PUSH_FRAME ; \
|
|
|
|
movl $KDSEL, %eax ; /* reload with kernel's data segment */ \
|
2000-05-10 01:24:23 +00:00
|
|
|
mov %ax, %ds ; \
|
|
|
|
mov %ax, %es ; \
|
1999-04-28 01:04:33 +00:00
|
|
|
movl $KPSEL, %eax ; \
|
2000-05-10 01:24:23 +00:00
|
|
|
mov %ax, %fs ; \
|
1999-05-28 14:08:59 +00:00
|
|
|
; \
|
|
|
|
maybe_extra_ipending ; \
|
1997-08-29 18:45:23 +00:00
|
|
|
; \
|
1998-03-03 22:56:30 +00:00
|
|
|
MASK_LEVEL_IRQ(irq_num) ; \
|
|
|
|
EOI_IRQ(irq_num) ; \
|
|
|
|
0: ; \
|
2001-09-12 08:38:13 +00:00
|
|
|
movl PCPU(CURTHREAD),%ebx ; \
|
|
|
|
incl TD_INTR_NESTING_LEVEL(%ebx) ; \
|
1997-09-07 22:04:09 +00:00
|
|
|
; \
|
1999-04-28 01:04:33 +00:00
|
|
|
FAKE_MCOUNT(13*4(%esp)) ; /* XXX avoid dbl cnt */ \
|
2000-09-07 01:33:02 +00:00
|
|
|
pushl $irq_num; /* pass the IRQ */ \
|
2001-02-25 06:29:04 +00:00
|
|
|
call sched_ithd ; \
|
2000-09-07 01:33:02 +00:00
|
|
|
addl $4, %esp ; /* discard the parameter */ \
|
1997-08-21 05:08:25 +00:00
|
|
|
; \
|
2001-09-12 08:38:13 +00:00
|
|
|
decl TD_INTR_NESTING_LEVEL(%ebx) ; \
|
1997-05-26 17:58:27 +00:00
|
|
|
MEXITCOUNT ; \
|
2001-02-25 06:29:04 +00:00
|
|
|
jmp doreti
|
1997-05-26 17:58:27 +00:00
|
|
|
|
1997-07-13 01:18:51 +00:00
|
|
|
/*
|
|
|
|
* Handle "spurious INTerrupts".
|
|
|
|
* Notes:
|
|
|
|
* This is different than the "spurious INTerrupt" generated by an
|
|
|
|
* 8259 PIC for missing INTs. See the APIC documentation for details.
|
|
|
|
* This routine should NOT do an 'EOI' cycle.
|
|
|
|
*/
|
|
|
|
.text
|
|
|
|
SUPERALIGN_TEXT
|
2001-02-25 06:29:04 +00:00
|
|
|
.globl Xspuriousint
|
|
|
|
Xspuriousint:
|
1997-07-13 01:18:51 +00:00
|
|
|
|
|
|
|
/* No EOI cycle used here */
|
|
|
|
|
|
|
|
iret
|
|
|
|
|
1997-07-06 23:32:38 +00:00
|
|
|
/*
|
|
|
|
* Handle TLB shootdowns.
|
|
|
|
*/
|
1997-05-26 17:58:27 +00:00
|
|
|
.text
|
|
|
|
SUPERALIGN_TEXT
|
2001-02-25 06:29:04 +00:00
|
|
|
.globl Xinvltlb
|
|
|
|
Xinvltlb:
|
1997-05-26 17:58:27 +00:00
|
|
|
pushl %eax
|
1997-07-06 23:32:38 +00:00
|
|
|
|
|
|
|
#ifdef COUNT_XINVLTLB_HITS
|
1999-04-28 01:04:33 +00:00
|
|
|
pushl %fs
|
|
|
|
movl $KPSEL, %eax
|
2000-05-10 01:24:23 +00:00
|
|
|
mov %ax, %fs
|
2000-12-13 09:23:53 +00:00
|
|
|
movl PCPU(CPUID), %eax
|
1999-04-28 01:04:33 +00:00
|
|
|
popl %fs
|
1997-07-06 23:32:38 +00:00
|
|
|
ss
|
|
|
|
incl _xhits(,%eax,4)
|
|
|
|
#endif /* COUNT_XINVLTLB_HITS */
|
|
|
|
|
1997-05-26 17:58:27 +00:00
|
|
|
movl %cr3, %eax /* invalidate the TLB */
|
|
|
|
movl %eax, %cr3
|
1997-07-06 23:32:38 +00:00
|
|
|
|
1997-05-26 17:58:27 +00:00
|
|
|
ss /* stack segment, avoid %ds load */
|
2001-02-25 06:29:04 +00:00
|
|
|
movl $0, lapic+LA_EOI /* End Of Interrupt to APIC */
|
1997-07-06 23:32:38 +00:00
|
|
|
|
|
|
|
popl %eax
|
|
|
|
iret
|
|
|
|
|
1997-12-08 22:59:39 +00:00
|
|
|
/*
|
2001-04-27 19:28:25 +00:00
|
|
|
* Forward hardclock to another CPU. Pushes a trapframe and calls
|
|
|
|
* forwarded_hardclock().
|
1997-12-08 22:59:39 +00:00
|
|
|
*/
|
|
|
|
.text
|
|
|
|
SUPERALIGN_TEXT
|
2001-04-27 19:28:25 +00:00
|
|
|
.globl Xhardclock
|
|
|
|
Xhardclock:
|
|
|
|
PUSH_FRAME
|
|
|
|
movl $KDSEL, %eax /* reload with kernel's data segment */
|
|
|
|
mov %ax, %ds
|
|
|
|
mov %ax, %es
|
1999-04-28 01:04:33 +00:00
|
|
|
movl $KPSEL, %eax
|
2000-05-10 01:24:23 +00:00
|
|
|
mov %ax, %fs
|
1997-12-08 22:59:39 +00:00
|
|
|
|
2001-02-25 06:29:04 +00:00
|
|
|
movl $0, lapic+LA_EOI /* End Of Interrupt to APIC */
|
1997-12-08 22:59:39 +00:00
|
|
|
|
2001-09-12 08:38:13 +00:00
|
|
|
movl PCPU(CURTHREAD),%ebx
|
|
|
|
incl TD_INTR_NESTING_LEVEL(%ebx)
|
2001-04-27 19:28:25 +00:00
|
|
|
call forwarded_hardclock
|
2001-09-12 08:38:13 +00:00
|
|
|
decl TD_INTR_NESTING_LEVEL(%ebx)
|
2001-04-27 19:28:25 +00:00
|
|
|
MEXITCOUNT
|
|
|
|
jmp doreti
|
1997-12-08 22:59:39 +00:00
|
|
|
|
2001-04-27 19:28:25 +00:00
|
|
|
/*
|
|
|
|
* Forward statclock to another CPU. Pushes a trapframe and calls
|
|
|
|
* forwarded_statclock().
|
|
|
|
*/
|
|
|
|
.text
|
|
|
|
SUPERALIGN_TEXT
|
|
|
|
.globl Xstatclock
|
|
|
|
Xstatclock:
|
|
|
|
PUSH_FRAME
|
|
|
|
movl $KDSEL, %eax /* reload with kernel's data segment */
|
|
|
|
mov %ax, %ds
|
|
|
|
mov %ax, %es
|
|
|
|
movl $KPSEL, %eax
|
|
|
|
mov %ax, %fs
|
1997-12-08 22:59:39 +00:00
|
|
|
|
2001-04-27 19:28:25 +00:00
|
|
|
movl $0, lapic+LA_EOI /* End Of Interrupt to APIC */
|
1997-12-08 22:59:39 +00:00
|
|
|
|
2001-04-27 19:28:25 +00:00
|
|
|
FAKE_MCOUNT(13*4(%esp))
|
2001-09-12 08:38:13 +00:00
|
|
|
movl PCPU(CURTHREAD),%ebx
|
|
|
|
incl TD_INTR_NESTING_LEVEL(%ebx)
|
2001-04-27 19:28:25 +00:00
|
|
|
call forwarded_statclock
|
2001-09-12 08:38:13 +00:00
|
|
|
decl TD_INTR_NESTING_LEVEL(%ebx)
|
2001-04-27 19:28:25 +00:00
|
|
|
MEXITCOUNT
|
|
|
|
jmp doreti
|
1998-03-03 20:55:26 +00:00
|
|
|
|
1997-12-08 22:59:39 +00:00
|
|
|
/*
|
|
|
|
* Executed by a CPU when it receives an Xcpuast IPI from another CPU,
|
|
|
|
*
|
2001-04-27 19:28:25 +00:00
|
|
|
* The other CPU has already executed aston() or need_resched() on our
|
|
|
|
* current process, so we simply need to ack the interrupt and return
|
|
|
|
* via doreti to run ast().
|
1997-12-08 22:59:39 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
.text
|
|
|
|
SUPERALIGN_TEXT
|
2001-02-25 06:29:04 +00:00
|
|
|
.globl Xcpuast
|
|
|
|
Xcpuast:
|
1997-12-08 22:59:39 +00:00
|
|
|
PUSH_FRAME
|
|
|
|
movl $KDSEL, %eax
|
2000-05-10 01:24:23 +00:00
|
|
|
mov %ax, %ds /* use KERNEL data segment */
|
|
|
|
mov %ax, %es
|
1999-04-28 01:04:33 +00:00
|
|
|
movl $KPSEL, %eax
|
2000-05-10 01:24:23 +00:00
|
|
|
mov %ax, %fs
|
1997-12-08 22:59:39 +00:00
|
|
|
|
2001-02-25 06:29:04 +00:00
|
|
|
movl $0, lapic+LA_EOI /* End Of Interrupt to APIC */
|
1997-12-08 22:59:39 +00:00
|
|
|
|
1999-04-28 01:04:33 +00:00
|
|
|
FAKE_MCOUNT(13*4(%esp))
|
1997-12-08 22:59:39 +00:00
|
|
|
|
|
|
|
MEXITCOUNT
|
2001-02-25 06:29:04 +00:00
|
|
|
jmp doreti
|
1997-12-08 22:59:39 +00:00
|
|
|
|
1997-06-27 23:48:05 +00:00
|
|
|
/*
|
|
|
|
* Executed by a CPU when it receives an Xcpustop IPI from another CPU,
|
|
|
|
*
|
|
|
|
* - Signals its receipt.
|
|
|
|
* - Waits for permission to restart.
|
|
|
|
* - Signals its restart.
|
|
|
|
*/
|
|
|
|
.text
|
|
|
|
SUPERALIGN_TEXT
|
2001-02-25 06:29:04 +00:00
|
|
|
.globl Xcpustop
|
|
|
|
Xcpustop:
|
1998-05-17 22:12:14 +00:00
|
|
|
pushl %ebp
|
|
|
|
movl %esp, %ebp
|
1997-06-27 23:48:05 +00:00
|
|
|
pushl %eax
|
1998-05-17 22:12:14 +00:00
|
|
|
pushl %ecx
|
|
|
|
pushl %edx
|
1997-06-27 23:48:05 +00:00
|
|
|
pushl %ds /* save current data segment */
|
1999-04-28 01:04:33 +00:00
|
|
|
pushl %fs
|
1997-06-27 23:48:05 +00:00
|
|
|
|
|
|
|
movl $KDSEL, %eax
|
2000-05-10 01:24:23 +00:00
|
|
|
mov %ax, %ds /* use KERNEL data segment */
|
1999-04-28 01:04:33 +00:00
|
|
|
movl $KPSEL, %eax
|
2000-05-10 01:24:23 +00:00
|
|
|
mov %ax, %fs
|
1997-06-27 23:48:05 +00:00
|
|
|
|
2001-02-25 06:29:04 +00:00
|
|
|
movl $0, lapic+LA_EOI /* End Of Interrupt to APIC */
|
1998-05-17 22:12:14 +00:00
|
|
|
|
2000-12-13 09:23:53 +00:00
|
|
|
movl PCPU(CPUID), %eax
|
1998-05-17 22:12:14 +00:00
|
|
|
imull $PCB_SIZE, %eax
|
|
|
|
leal CNAME(stoppcbs)(%eax), %eax
|
|
|
|
pushl %eax
|
|
|
|
call CNAME(savectx) /* Save process context */
|
|
|
|
addl $4, %esp
|
|
|
|
|
2000-12-13 09:23:53 +00:00
|
|
|
movl PCPU(CPUID), %eax
|
1997-07-13 01:18:51 +00:00
|
|
|
|
1997-06-27 23:48:05 +00:00
|
|
|
lock
|
2001-04-27 19:28:25 +00:00
|
|
|
btsl %eax, CNAME(stopped_cpus) /* stopped_cpus |= (1<<id) */
|
1997-06-27 23:48:05 +00:00
|
|
|
1:
|
2001-04-27 19:28:25 +00:00
|
|
|
btl %eax, CNAME(started_cpus) /* while (!(started_cpus & (1<<id))) */
|
1997-06-27 23:48:05 +00:00
|
|
|
jnc 1b
|
|
|
|
|
|
|
|
lock
|
2001-04-27 19:28:25 +00:00
|
|
|
btrl %eax, CNAME(started_cpus) /* started_cpus &= ~(1<<id) */
|
1998-05-17 22:12:14 +00:00
|
|
|
lock
|
2001-04-27 19:28:25 +00:00
|
|
|
btrl %eax, CNAME(stopped_cpus) /* stopped_cpus &= ~(1<<id) */
|
1997-06-27 23:48:05 +00:00
|
|
|
|
1998-05-17 22:12:14 +00:00
|
|
|
test %eax, %eax
|
|
|
|
jnz 2f
|
1997-06-27 23:48:05 +00:00
|
|
|
|
1998-05-17 22:12:14 +00:00
|
|
|
movl CNAME(cpustop_restartfunc), %eax
|
|
|
|
test %eax, %eax
|
|
|
|
jz 2f
|
|
|
|
movl $0, CNAME(cpustop_restartfunc) /* One-shot */
|
|
|
|
|
2000-05-10 01:24:23 +00:00
|
|
|
call *%eax
|
1998-05-17 22:12:14 +00:00
|
|
|
2:
|
1999-04-28 01:04:33 +00:00
|
|
|
popl %fs
|
1997-06-27 23:48:05 +00:00
|
|
|
popl %ds /* restore previous data segment */
|
1998-05-17 22:12:14 +00:00
|
|
|
popl %edx
|
|
|
|
popl %ecx
|
1997-06-27 23:48:05 +00:00
|
|
|
popl %eax
|
1998-05-17 22:12:14 +00:00
|
|
|
movl %ebp, %esp
|
|
|
|
popl %ebp
|
1997-06-27 23:48:05 +00:00
|
|
|
iret
|
1997-07-06 23:32:38 +00:00
|
|
|
|
1997-06-27 23:48:05 +00:00
|
|
|
|
1997-05-26 17:58:27 +00:00
|
|
|
MCOUNT_LABEL(bintr)
|
|
|
|
FAST_INTR(0,fastintr0)
|
|
|
|
FAST_INTR(1,fastintr1)
|
|
|
|
FAST_INTR(2,fastintr2)
|
|
|
|
FAST_INTR(3,fastintr3)
|
|
|
|
FAST_INTR(4,fastintr4)
|
|
|
|
FAST_INTR(5,fastintr5)
|
|
|
|
FAST_INTR(6,fastintr6)
|
|
|
|
FAST_INTR(7,fastintr7)
|
|
|
|
FAST_INTR(8,fastintr8)
|
|
|
|
FAST_INTR(9,fastintr9)
|
|
|
|
FAST_INTR(10,fastintr10)
|
|
|
|
FAST_INTR(11,fastintr11)
|
|
|
|
FAST_INTR(12,fastintr12)
|
|
|
|
FAST_INTR(13,fastintr13)
|
|
|
|
FAST_INTR(14,fastintr14)
|
|
|
|
FAST_INTR(15,fastintr15)
|
|
|
|
FAST_INTR(16,fastintr16)
|
|
|
|
FAST_INTR(17,fastintr17)
|
|
|
|
FAST_INTR(18,fastintr18)
|
|
|
|
FAST_INTR(19,fastintr19)
|
|
|
|
FAST_INTR(20,fastintr20)
|
|
|
|
FAST_INTR(21,fastintr21)
|
|
|
|
FAST_INTR(22,fastintr22)
|
|
|
|
FAST_INTR(23,fastintr23)
|
2000-12-04 21:15:14 +00:00
|
|
|
FAST_INTR(24,fastintr24)
|
|
|
|
FAST_INTR(25,fastintr25)
|
|
|
|
FAST_INTR(26,fastintr26)
|
|
|
|
FAST_INTR(27,fastintr27)
|
|
|
|
FAST_INTR(28,fastintr28)
|
|
|
|
FAST_INTR(29,fastintr29)
|
|
|
|
FAST_INTR(30,fastintr30)
|
|
|
|
FAST_INTR(31,fastintr31)
|
1999-05-28 14:08:59 +00:00
|
|
|
#define CLKINTR_PENDING movl $1,CNAME(clkintr_pending)
|
2000-09-07 01:33:02 +00:00
|
|
|
/* Threaded interrupts */
|
1999-05-28 14:08:59 +00:00
|
|
|
INTR(0,intr0, CLKINTR_PENDING)
|
|
|
|
INTR(1,intr1,)
|
|
|
|
INTR(2,intr2,)
|
|
|
|
INTR(3,intr3,)
|
|
|
|
INTR(4,intr4,)
|
|
|
|
INTR(5,intr5,)
|
|
|
|
INTR(6,intr6,)
|
|
|
|
INTR(7,intr7,)
|
|
|
|
INTR(8,intr8,)
|
|
|
|
INTR(9,intr9,)
|
|
|
|
INTR(10,intr10,)
|
|
|
|
INTR(11,intr11,)
|
|
|
|
INTR(12,intr12,)
|
|
|
|
INTR(13,intr13,)
|
|
|
|
INTR(14,intr14,)
|
|
|
|
INTR(15,intr15,)
|
|
|
|
INTR(16,intr16,)
|
|
|
|
INTR(17,intr17,)
|
|
|
|
INTR(18,intr18,)
|
|
|
|
INTR(19,intr19,)
|
|
|
|
INTR(20,intr20,)
|
|
|
|
INTR(21,intr21,)
|
|
|
|
INTR(22,intr22,)
|
|
|
|
INTR(23,intr23,)
|
2000-12-04 21:15:14 +00:00
|
|
|
INTR(24,intr24,)
|
|
|
|
INTR(25,intr25,)
|
|
|
|
INTR(26,intr26,)
|
|
|
|
INTR(27,intr27,)
|
|
|
|
INTR(28,intr28,)
|
|
|
|
INTR(29,intr29,)
|
|
|
|
INTR(30,intr30,)
|
|
|
|
INTR(31,intr31,)
|
1997-05-26 17:58:27 +00:00
|
|
|
MCOUNT_LABEL(eintr)
|
|
|
|
|
1999-07-20 06:52:35 +00:00
|
|
|
/*
|
|
|
|
* Executed by a CPU when it receives a RENDEZVOUS IPI from another CPU.
|
|
|
|
*
|
|
|
|
* - Calls the generic rendezvous action function.
|
|
|
|
*/
|
|
|
|
.text
|
|
|
|
SUPERALIGN_TEXT
|
2001-02-25 06:29:04 +00:00
|
|
|
.globl Xrendezvous
|
|
|
|
Xrendezvous:
|
1999-07-20 06:52:35 +00:00
|
|
|
PUSH_FRAME
|
|
|
|
movl $KDSEL, %eax
|
2000-05-10 01:24:23 +00:00
|
|
|
mov %ax, %ds /* use KERNEL data segment */
|
|
|
|
mov %ax, %es
|
1999-07-20 06:52:35 +00:00
|
|
|
movl $KPSEL, %eax
|
2000-05-10 01:24:23 +00:00
|
|
|
mov %ax, %fs
|
1999-07-20 06:52:35 +00:00
|
|
|
|
2001-02-25 06:29:04 +00:00
|
|
|
call smp_rendezvous_action
|
1999-07-20 06:52:35 +00:00
|
|
|
|
2001-02-25 06:29:04 +00:00
|
|
|
movl $0, lapic+LA_EOI /* End Of Interrupt to APIC */
|
1999-07-20 06:52:35 +00:00
|
|
|
POP_FRAME
|
|
|
|
iret
|
|
|
|
|
|
|
|
|
1997-05-26 17:58:27 +00:00
|
|
|
.data
|
|
|
|
|
1997-07-06 23:32:38 +00:00
|
|
|
#ifdef COUNT_XINVLTLB_HITS
|
|
|
|
.globl _xhits
|
|
|
|
_xhits:
|
1997-07-18 21:27:53 +00:00
|
|
|
.space (NCPU * 4), 0
|
1997-07-06 23:32:38 +00:00
|
|
|
#endif /* COUNT_XINVLTLB_HITS */
|
|
|
|
|
2001-02-25 06:29:04 +00:00
|
|
|
.globl apic_pin_trigger
|
|
|
|
apic_pin_trigger:
|
1998-09-06 22:41:42 +00:00
|
|
|
.long 0
|
1997-07-28 03:59:54 +00:00
|
|
|
|
1997-05-26 17:58:27 +00:00
|
|
|
.text
|