7a22215c53
shifts into the sign bit. Instead use (1U << 31) which gets the expected result. This fix is not ideal as it assumes a 32 bit int, but does fix the issue for most cases. A similar change was made in OpenBSD. Discussed with: -arch, rdivacky Reviewed by: cperciva
864 lines
30 KiB
C
864 lines
30 KiB
C
/* mach64_drv.h -- Private header for mach64 driver -*- linux-c -*-
|
|
* Created: Fri Nov 24 22:07:58 2000 by gareth@valinux.com
|
|
*/
|
|
/*-
|
|
* Copyright 2000 Gareth Hughes
|
|
* Copyright 2002 Frank C. Earl
|
|
* Copyright 2002-2003 Leif Delgass
|
|
* All Rights Reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the next
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
* Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT OWNER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
|
|
* IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* Authors:
|
|
* Gareth Hughes <gareth@valinux.com>
|
|
* Frank C. Earl <fearl@airmail.net>
|
|
* Leif Delgass <ldelgass@retinalburn.net>
|
|
* José Fonseca <j_r_fonseca@yahoo.co.uk>
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
#ifndef __MACH64_DRV_H__
|
|
#define __MACH64_DRV_H__
|
|
|
|
/* General customization:
|
|
*/
|
|
|
|
#define DRIVER_AUTHOR "Gareth Hughes, Leif Delgass, José Fonseca"
|
|
|
|
#define DRIVER_NAME "mach64"
|
|
#define DRIVER_DESC "DRM module for the ATI Rage Pro"
|
|
#define DRIVER_DATE "20060718"
|
|
|
|
#define DRIVER_MAJOR 2
|
|
#define DRIVER_MINOR 0
|
|
#define DRIVER_PATCHLEVEL 0
|
|
|
|
/* FIXME: remove these when not needed */
|
|
/* Development driver options */
|
|
#define MACH64_EXTRA_CHECKING 0 /* Extra sanity checks for DMA/freelist management */
|
|
#define MACH64_VERBOSE 0 /* Verbose debugging output */
|
|
|
|
typedef struct drm_mach64_freelist {
|
|
struct list_head list; /* List pointers for free_list, placeholders, or pending list */
|
|
struct drm_buf *buf; /* Pointer to the buffer */
|
|
int discard; /* This flag is set when we're done (re)using a buffer */
|
|
u32 ring_ofs; /* dword offset in ring of last descriptor for this buffer */
|
|
} drm_mach64_freelist_t;
|
|
|
|
typedef struct drm_mach64_descriptor_ring {
|
|
void *start; /* write pointer (cpu address) to start of descriptor ring */
|
|
u32 start_addr; /* bus address of beginning of descriptor ring */
|
|
int size; /* size of ring in bytes */
|
|
|
|
u32 head_addr; /* bus address of descriptor ring head */
|
|
u32 head; /* dword offset of descriptor ring head */
|
|
u32 tail; /* dword offset of descriptor ring tail */
|
|
u32 tail_mask; /* mask used to wrap ring */
|
|
int space; /* number of free bytes in ring */
|
|
} drm_mach64_descriptor_ring_t;
|
|
|
|
typedef struct drm_mach64_private {
|
|
drm_mach64_sarea_t *sarea_priv;
|
|
|
|
int is_pci;
|
|
drm_mach64_dma_mode_t driver_mode; /* Async DMA, sync DMA, or MMIO */
|
|
|
|
int usec_timeout; /* Timeout for the wait functions */
|
|
|
|
drm_mach64_descriptor_ring_t ring; /* DMA descriptor table (ring buffer) */
|
|
int ring_running; /* Is bus mastering is enabled */
|
|
|
|
struct list_head free_list; /* Free-list head */
|
|
struct list_head placeholders; /* Placeholder list for buffers held by clients */
|
|
struct list_head pending; /* Buffers pending completion */
|
|
|
|
u32 frame_ofs[MACH64_MAX_QUEUED_FRAMES]; /* dword ring offsets of most recent frame swaps */
|
|
|
|
unsigned int fb_bpp;
|
|
unsigned int front_offset, front_pitch;
|
|
unsigned int back_offset, back_pitch;
|
|
|
|
unsigned int depth_bpp;
|
|
unsigned int depth_offset, depth_pitch;
|
|
|
|
atomic_t vbl_received; /**< Number of vblanks received. */
|
|
|
|
u32 front_offset_pitch;
|
|
u32 back_offset_pitch;
|
|
u32 depth_offset_pitch;
|
|
|
|
drm_local_map_t *sarea;
|
|
drm_local_map_t *fb;
|
|
drm_local_map_t *mmio;
|
|
drm_local_map_t *ring_map;
|
|
drm_local_map_t *dev_buffers; /* this is a pointer to a structure in dev */
|
|
drm_local_map_t *agp_textures;
|
|
} drm_mach64_private_t;
|
|
|
|
extern struct drm_ioctl_desc mach64_ioctls[];
|
|
extern int mach64_max_ioctl;
|
|
|
|
/* mach64_dma.c */
|
|
extern int mach64_dma_init(struct drm_device *dev, void *data,
|
|
struct drm_file *file_priv);
|
|
extern int mach64_dma_idle(struct drm_device *dev, void *data,
|
|
struct drm_file *file_priv);
|
|
extern int mach64_dma_flush(struct drm_device *dev, void *data,
|
|
struct drm_file *file_priv);
|
|
extern int mach64_engine_reset(struct drm_device *dev, void *data,
|
|
struct drm_file *file_priv);
|
|
extern int mach64_dma_buffers(struct drm_device *dev, void *data,
|
|
struct drm_file *file_priv);
|
|
extern void mach64_driver_lastclose(struct drm_device * dev);
|
|
|
|
extern int mach64_init_freelist(struct drm_device * dev);
|
|
extern void mach64_destroy_freelist(struct drm_device * dev);
|
|
extern struct drm_buf *mach64_freelist_get(drm_mach64_private_t * dev_priv);
|
|
extern int mach64_freelist_put(drm_mach64_private_t * dev_priv,
|
|
struct drm_buf * copy_buf);
|
|
|
|
extern int mach64_do_wait_for_fifo(drm_mach64_private_t * dev_priv,
|
|
int entries);
|
|
extern int mach64_do_wait_for_idle(drm_mach64_private_t * dev_priv);
|
|
extern int mach64_wait_ring(drm_mach64_private_t * dev_priv, int n);
|
|
extern int mach64_do_dispatch_pseudo_dma(drm_mach64_private_t * dev_priv);
|
|
extern int mach64_do_release_used_buffers(drm_mach64_private_t * dev_priv);
|
|
extern void mach64_dump_engine_info(drm_mach64_private_t * dev_priv);
|
|
extern void mach64_dump_ring_info(drm_mach64_private_t * dev_priv);
|
|
extern int mach64_do_engine_reset(drm_mach64_private_t * dev_priv);
|
|
|
|
extern int mach64_add_buf_to_ring(drm_mach64_private_t *dev_priv,
|
|
drm_mach64_freelist_t *_entry);
|
|
extern int mach64_add_hostdata_buf_to_ring(drm_mach64_private_t *dev_priv,
|
|
drm_mach64_freelist_t *_entry);
|
|
|
|
extern int mach64_do_dma_idle(drm_mach64_private_t * dev_priv);
|
|
extern int mach64_do_dma_flush(drm_mach64_private_t * dev_priv);
|
|
extern int mach64_do_cleanup_dma(struct drm_device * dev);
|
|
|
|
/* mach64_state.c */
|
|
extern int mach64_dma_clear(struct drm_device *dev, void *data,
|
|
struct drm_file *file_priv);
|
|
extern int mach64_dma_swap(struct drm_device *dev, void *data,
|
|
struct drm_file *file_priv);
|
|
extern int mach64_dma_vertex(struct drm_device *dev, void *data,
|
|
struct drm_file *file_priv);
|
|
extern int mach64_dma_blit(struct drm_device *dev, void *data,
|
|
struct drm_file *file_priv);
|
|
extern int mach64_get_param(struct drm_device *dev, void *data,
|
|
struct drm_file *file_priv);
|
|
|
|
extern int mach64_driver_load(struct drm_device * dev, unsigned long flags);
|
|
extern u32 mach64_get_vblank_counter(struct drm_device *dev, int crtc);
|
|
extern int mach64_enable_vblank(struct drm_device *dev, int crtc);
|
|
extern void mach64_disable_vblank(struct drm_device *dev, int crtc);
|
|
extern irqreturn_t mach64_driver_irq_handler(DRM_IRQ_ARGS);
|
|
extern void mach64_driver_irq_preinstall(struct drm_device *dev);
|
|
extern int mach64_driver_irq_postinstall(struct drm_device *dev);
|
|
extern void mach64_driver_irq_uninstall(struct drm_device *dev);
|
|
|
|
/* ================================================================
|
|
* Registers
|
|
*/
|
|
|
|
#define MACH64_AGP_BASE 0x0148
|
|
#define MACH64_AGP_CNTL 0x014c
|
|
#define MACH64_ALPHA_TST_CNTL 0x0550
|
|
|
|
#define MACH64_DSP_CONFIG 0x0420
|
|
#define MACH64_DSP_ON_OFF 0x0424
|
|
#define MACH64_EXT_MEM_CNTL 0x04ac
|
|
#define MACH64_GEN_TEST_CNTL 0x04d0
|
|
#define MACH64_HW_DEBUG 0x047c
|
|
#define MACH64_MEM_ADDR_CONFIG 0x0434
|
|
#define MACH64_MEM_BUF_CNTL 0x042c
|
|
#define MACH64_MEM_CNTL 0x04b0
|
|
|
|
#define MACH64_BM_ADDR 0x0648
|
|
#define MACH64_BM_COMMAND 0x0188
|
|
#define MACH64_BM_DATA 0x0648
|
|
#define MACH64_BM_FRAME_BUF_OFFSET 0x0180
|
|
#define MACH64_BM_GUI_TABLE 0x01b8
|
|
#define MACH64_BM_GUI_TABLE_CMD 0x064c
|
|
# define MACH64_CIRCULAR_BUF_SIZE_16KB (0 << 0)
|
|
# define MACH64_CIRCULAR_BUF_SIZE_32KB (1 << 0)
|
|
# define MACH64_CIRCULAR_BUF_SIZE_64KB (2 << 0)
|
|
# define MACH64_CIRCULAR_BUF_SIZE_128KB (3 << 0)
|
|
# define MACH64_LAST_DESCRIPTOR (1U << 31)
|
|
#define MACH64_BM_HOSTDATA 0x0644
|
|
#define MACH64_BM_STATUS 0x018c
|
|
#define MACH64_BM_SYSTEM_MEM_ADDR 0x0184
|
|
#define MACH64_BM_SYSTEM_TABLE 0x01bc
|
|
#define MACH64_BUS_CNTL 0x04a0
|
|
# define MACH64_BUS_MSTR_RESET (1 << 1)
|
|
# define MACH64_BUS_APER_REG_DIS (1 << 4)
|
|
# define MACH64_BUS_FLUSH_BUF (1 << 2)
|
|
# define MACH64_BUS_MASTER_DIS (1 << 6)
|
|
# define MACH64_BUS_EXT_REG_EN (1 << 27)
|
|
|
|
#define MACH64_CLR_CMP_CLR 0x0700
|
|
#define MACH64_CLR_CMP_CNTL 0x0708
|
|
#define MACH64_CLR_CMP_MASK 0x0704
|
|
#define MACH64_CONFIG_CHIP_ID 0x04e0
|
|
#define MACH64_CONFIG_CNTL 0x04dc
|
|
#define MACH64_CONFIG_STAT0 0x04e4
|
|
#define MACH64_CONFIG_STAT1 0x0494
|
|
#define MACH64_CONFIG_STAT2 0x0498
|
|
#define MACH64_CONTEXT_LOAD_CNTL 0x072c
|
|
#define MACH64_CONTEXT_MASK 0x0720
|
|
#define MACH64_COMPOSITE_SHADOW_ID 0x0798
|
|
#define MACH64_CRC_SIG 0x04e8
|
|
#define MACH64_CUSTOM_MACRO_CNTL 0x04d4
|
|
|
|
#define MACH64_DP_BKGD_CLR 0x06c0
|
|
#define MACH64_DP_FOG_CLR 0x06c4
|
|
#define MACH64_DP_FGRD_BKGD_CLR 0x06e0
|
|
#define MACH64_DP_FRGD_CLR 0x06c4
|
|
#define MACH64_DP_FGRD_CLR_MIX 0x06dc
|
|
|
|
#define MACH64_DP_MIX 0x06d4
|
|
# define BKGD_MIX_NOT_D (0 << 0)
|
|
# define BKGD_MIX_ZERO (1 << 0)
|
|
# define BKGD_MIX_ONE (2 << 0)
|
|
# define MACH64_BKGD_MIX_D (3 << 0)
|
|
# define BKGD_MIX_NOT_S (4 << 0)
|
|
# define BKGD_MIX_D_XOR_S (5 << 0)
|
|
# define BKGD_MIX_NOT_D_XOR_S (6 << 0)
|
|
# define MACH64_BKGD_MIX_S (7 << 0)
|
|
# define BKGD_MIX_NOT_D_OR_NOT_S (8 << 0)
|
|
# define BKGD_MIX_D_OR_NOT_S (9 << 0)
|
|
# define BKGD_MIX_NOT_D_OR_S (10 << 0)
|
|
# define BKGD_MIX_D_OR_S (11 << 0)
|
|
# define BKGD_MIX_D_AND_S (12 << 0)
|
|
# define BKGD_MIX_NOT_D_AND_S (13 << 0)
|
|
# define BKGD_MIX_D_AND_NOT_S (14 << 0)
|
|
# define BKGD_MIX_NOT_D_AND_NOT_S (15 << 0)
|
|
# define BKGD_MIX_D_PLUS_S_DIV2 (23 << 0)
|
|
# define FRGD_MIX_NOT_D (0 << 16)
|
|
# define FRGD_MIX_ZERO (1 << 16)
|
|
# define FRGD_MIX_ONE (2 << 16)
|
|
# define FRGD_MIX_D (3 << 16)
|
|
# define FRGD_MIX_NOT_S (4 << 16)
|
|
# define FRGD_MIX_D_XOR_S (5 << 16)
|
|
# define FRGD_MIX_NOT_D_XOR_S (6 << 16)
|
|
# define MACH64_FRGD_MIX_S (7 << 16)
|
|
# define FRGD_MIX_NOT_D_OR_NOT_S (8 << 16)
|
|
# define FRGD_MIX_D_OR_NOT_S (9 << 16)
|
|
# define FRGD_MIX_NOT_D_OR_S (10 << 16)
|
|
# define FRGD_MIX_D_OR_S (11 << 16)
|
|
# define FRGD_MIX_D_AND_S (12 << 16)
|
|
# define FRGD_MIX_NOT_D_AND_S (13 << 16)
|
|
# define FRGD_MIX_D_AND_NOT_S (14 << 16)
|
|
# define FRGD_MIX_NOT_D_AND_NOT_S (15 << 16)
|
|
# define FRGD_MIX_D_PLUS_S_DIV2 (23 << 16)
|
|
|
|
#define MACH64_DP_PIX_WIDTH 0x06d0
|
|
# define MACH64_HOST_TRIPLE_ENABLE (1 << 13)
|
|
# define MACH64_BYTE_ORDER_MSB_TO_LSB (0 << 24)
|
|
# define MACH64_BYTE_ORDER_LSB_TO_MSB (1 << 24)
|
|
|
|
#define MACH64_DP_SRC 0x06d8
|
|
# define MACH64_BKGD_SRC_BKGD_CLR (0 << 0)
|
|
# define MACH64_BKGD_SRC_FRGD_CLR (1 << 0)
|
|
# define MACH64_BKGD_SRC_HOST (2 << 0)
|
|
# define MACH64_BKGD_SRC_BLIT (3 << 0)
|
|
# define MACH64_BKGD_SRC_PATTERN (4 << 0)
|
|
# define MACH64_BKGD_SRC_3D (5 << 0)
|
|
# define MACH64_FRGD_SRC_BKGD_CLR (0 << 8)
|
|
# define MACH64_FRGD_SRC_FRGD_CLR (1 << 8)
|
|
# define MACH64_FRGD_SRC_HOST (2 << 8)
|
|
# define MACH64_FRGD_SRC_BLIT (3 << 8)
|
|
# define MACH64_FRGD_SRC_PATTERN (4 << 8)
|
|
# define MACH64_FRGD_SRC_3D (5 << 8)
|
|
# define MACH64_MONO_SRC_ONE (0 << 16)
|
|
# define MACH64_MONO_SRC_PATTERN (1 << 16)
|
|
# define MACH64_MONO_SRC_HOST (2 << 16)
|
|
# define MACH64_MONO_SRC_BLIT (3 << 16)
|
|
|
|
#define MACH64_DP_WRITE_MASK 0x06c8
|
|
|
|
#define MACH64_DST_CNTL 0x0530
|
|
# define MACH64_DST_X_RIGHT_TO_LEFT (0 << 0)
|
|
# define MACH64_DST_X_LEFT_TO_RIGHT (1 << 0)
|
|
# define MACH64_DST_Y_BOTTOM_TO_TOP (0 << 1)
|
|
# define MACH64_DST_Y_TOP_TO_BOTTOM (1 << 1)
|
|
# define MACH64_DST_X_MAJOR (0 << 2)
|
|
# define MACH64_DST_Y_MAJOR (1 << 2)
|
|
# define MACH64_DST_X_TILE (1 << 3)
|
|
# define MACH64_DST_Y_TILE (1 << 4)
|
|
# define MACH64_DST_LAST_PEL (1 << 5)
|
|
# define MACH64_DST_POLYGON_ENABLE (1 << 6)
|
|
# define MACH64_DST_24_ROTATION_ENABLE (1 << 7)
|
|
|
|
#define MACH64_DST_HEIGHT_WIDTH 0x0518
|
|
#define MACH64_DST_OFF_PITCH 0x0500
|
|
#define MACH64_DST_WIDTH_HEIGHT 0x06ec
|
|
#define MACH64_DST_X_Y 0x06e8
|
|
#define MACH64_DST_Y_X 0x050c
|
|
|
|
#define MACH64_FIFO_STAT 0x0710
|
|
# define MACH64_FIFO_SLOT_MASK 0x0000ffff
|
|
# define MACH64_FIFO_ERR (1U << 31)
|
|
|
|
#define MACH64_GEN_TEST_CNTL 0x04d0
|
|
# define MACH64_GUI_ENGINE_ENABLE (1 << 8)
|
|
#define MACH64_GUI_CMDFIFO_DEBUG 0x0170
|
|
#define MACH64_GUI_CMDFIFO_DATA 0x0174
|
|
#define MACH64_GUI_CNTL 0x0178
|
|
# define MACH64_CMDFIFO_SIZE_MASK 0x00000003ul
|
|
# define MACH64_CMDFIFO_SIZE_192 0x00000000ul
|
|
# define MACH64_CMDFIFO_SIZE_128 0x00000001ul
|
|
# define MACH64_CMDFIFO_SIZE_64 0x00000002ul
|
|
#define MACH64_GUI_STAT 0x0738
|
|
# define MACH64_GUI_ACTIVE (1 << 0)
|
|
#define MACH64_GUI_TRAJ_CNTL 0x0730
|
|
|
|
#define MACH64_HOST_CNTL 0x0640
|
|
#define MACH64_HOST_DATA0 0x0600
|
|
|
|
#define MACH64_ONE_OVER_AREA 0x029c
|
|
#define MACH64_ONE_OVER_AREA_UC 0x0300
|
|
|
|
#define MACH64_PAT_REG0 0x0680
|
|
#define MACH64_PAT_REG1 0x0684
|
|
|
|
#define MACH64_SC_LEFT 0x06a0
|
|
#define MACH64_SC_RIGHT 0x06a4
|
|
#define MACH64_SC_LEFT_RIGHT 0x06a8
|
|
#define MACH64_SC_TOP 0x06ac
|
|
#define MACH64_SC_BOTTOM 0x06b0
|
|
#define MACH64_SC_TOP_BOTTOM 0x06b4
|
|
|
|
#define MACH64_SCALE_3D_CNTL 0x05fc
|
|
#define MACH64_SCRATCH_REG0 0x0480
|
|
#define MACH64_SCRATCH_REG1 0x0484
|
|
#define MACH64_SECONDARY_TEX_OFF 0x0778
|
|
#define MACH64_SETUP_CNTL 0x0304
|
|
#define MACH64_SRC_CNTL 0x05b4
|
|
# define MACH64_SRC_BM_ENABLE (1 << 8)
|
|
# define MACH64_SRC_BM_SYNC (1 << 9)
|
|
# define MACH64_SRC_BM_OP_FRAME_TO_SYSTEM (0 << 10)
|
|
# define MACH64_SRC_BM_OP_SYSTEM_TO_FRAME (1 << 10)
|
|
# define MACH64_SRC_BM_OP_REG_TO_SYSTEM (2 << 10)
|
|
# define MACH64_SRC_BM_OP_SYSTEM_TO_REG (3 << 10)
|
|
#define MACH64_SRC_HEIGHT1 0x0594
|
|
#define MACH64_SRC_HEIGHT2 0x05ac
|
|
#define MACH64_SRC_HEIGHT1_WIDTH1 0x0598
|
|
#define MACH64_SRC_HEIGHT2_WIDTH2 0x05b0
|
|
#define MACH64_SRC_OFF_PITCH 0x0580
|
|
#define MACH64_SRC_WIDTH1 0x0590
|
|
#define MACH64_SRC_Y_X 0x058c
|
|
|
|
#define MACH64_TEX_0_OFF 0x05c0
|
|
#define MACH64_TEX_CNTL 0x0774
|
|
#define MACH64_TEX_SIZE_PITCH 0x0770
|
|
#define MACH64_TIMER_CONFIG 0x0428
|
|
|
|
#define MACH64_VERTEX_1_ARGB 0x0254
|
|
#define MACH64_VERTEX_1_S 0x0240
|
|
#define MACH64_VERTEX_1_SECONDARY_S 0x0328
|
|
#define MACH64_VERTEX_1_SECONDARY_T 0x032c
|
|
#define MACH64_VERTEX_1_SECONDARY_W 0x0330
|
|
#define MACH64_VERTEX_1_SPEC_ARGB 0x024c
|
|
#define MACH64_VERTEX_1_T 0x0244
|
|
#define MACH64_VERTEX_1_W 0x0248
|
|
#define MACH64_VERTEX_1_X_Y 0x0258
|
|
#define MACH64_VERTEX_1_Z 0x0250
|
|
#define MACH64_VERTEX_2_ARGB 0x0274
|
|
#define MACH64_VERTEX_2_S 0x0260
|
|
#define MACH64_VERTEX_2_SECONDARY_S 0x0334
|
|
#define MACH64_VERTEX_2_SECONDARY_T 0x0338
|
|
#define MACH64_VERTEX_2_SECONDARY_W 0x033c
|
|
#define MACH64_VERTEX_2_SPEC_ARGB 0x026c
|
|
#define MACH64_VERTEX_2_T 0x0264
|
|
#define MACH64_VERTEX_2_W 0x0268
|
|
#define MACH64_VERTEX_2_X_Y 0x0278
|
|
#define MACH64_VERTEX_2_Z 0x0270
|
|
#define MACH64_VERTEX_3_ARGB 0x0294
|
|
#define MACH64_VERTEX_3_S 0x0280
|
|
#define MACH64_VERTEX_3_SECONDARY_S 0x02a0
|
|
#define MACH64_VERTEX_3_SECONDARY_T 0x02a4
|
|
#define MACH64_VERTEX_3_SECONDARY_W 0x02a8
|
|
#define MACH64_VERTEX_3_SPEC_ARGB 0x028c
|
|
#define MACH64_VERTEX_3_T 0x0284
|
|
#define MACH64_VERTEX_3_W 0x0288
|
|
#define MACH64_VERTEX_3_X_Y 0x0298
|
|
#define MACH64_VERTEX_3_Z 0x0290
|
|
|
|
#define MACH64_Z_CNTL 0x054c
|
|
#define MACH64_Z_OFF_PITCH 0x0548
|
|
|
|
#define MACH64_CRTC_VLINE_CRNT_VLINE 0x0410
|
|
# define MACH64_CRTC_VLINE_MASK 0x000007ff
|
|
# define MACH64_CRTC_CRNT_VLINE_MASK 0x07ff0000
|
|
#define MACH64_CRTC_OFF_PITCH 0x0414
|
|
#define MACH64_CRTC_INT_CNTL 0x0418
|
|
# define MACH64_CRTC_VBLANK (1 << 0)
|
|
# define MACH64_CRTC_VBLANK_INT_EN (1 << 1)
|
|
# define MACH64_CRTC_VBLANK_INT (1 << 2)
|
|
# define MACH64_CRTC_VLINE_INT_EN (1 << 3)
|
|
# define MACH64_CRTC_VLINE_INT (1 << 4)
|
|
# define MACH64_CRTC_VLINE_SYNC (1 << 5) /* 0=even, 1=odd */
|
|
# define MACH64_CRTC_FRAME (1 << 6) /* 0=even, 1=odd */
|
|
# define MACH64_CRTC_SNAPSHOT_INT_EN (1 << 7)
|
|
# define MACH64_CRTC_SNAPSHOT_INT (1 << 8)
|
|
# define MACH64_CRTC_I2C_INT_EN (1 << 9)
|
|
# define MACH64_CRTC_I2C_INT (1 << 10)
|
|
# define MACH64_CRTC2_VBLANK (1 << 11) /* LT Pro */
|
|
# define MACH64_CRTC2_VBLANK_INT_EN (1 << 12) /* LT Pro */
|
|
# define MACH64_CRTC2_VBLANK_INT (1 << 13) /* LT Pro */
|
|
# define MACH64_CRTC2_VLINE_INT_EN (1 << 14) /* LT Pro */
|
|
# define MACH64_CRTC2_VLINE_INT (1 << 15) /* LT Pro */
|
|
# define MACH64_CRTC_CAPBUF0_INT_EN (1 << 16)
|
|
# define MACH64_CRTC_CAPBUF0_INT (1 << 17)
|
|
# define MACH64_CRTC_CAPBUF1_INT_EN (1 << 18)
|
|
# define MACH64_CRTC_CAPBUF1_INT (1 << 19)
|
|
# define MACH64_CRTC_OVERLAY_EOF_INT_EN (1 << 20)
|
|
# define MACH64_CRTC_OVERLAY_EOF_INT (1 << 21)
|
|
# define MACH64_CRTC_ONESHOT_CAP_INT_EN (1 << 22)
|
|
# define MACH64_CRTC_ONESHOT_CAP_INT (1 << 23)
|
|
# define MACH64_CRTC_BUSMASTER_EOL_INT_EN (1 << 24)
|
|
# define MACH64_CRTC_BUSMASTER_EOL_INT (1 << 25)
|
|
# define MACH64_CRTC_GP_INT_EN (1 << 26)
|
|
# define MACH64_CRTC_GP_INT (1 << 27)
|
|
# define MACH64_CRTC2_VLINE_SYNC (1 << 28) /* LT Pro */ /* 0=even, 1=odd */
|
|
# define MACH64_CRTC_SNAPSHOT2_INT_EN (1 << 29) /* LT Pro */
|
|
# define MACH64_CRTC_SNAPSHOT2_INT (1 << 30) /* LT Pro */
|
|
# define MACH64_CRTC_VBLANK2_INT (1U << 31)
|
|
# define MACH64_CRTC_INT_ENS \
|
|
( \
|
|
MACH64_CRTC_VBLANK_INT_EN | \
|
|
MACH64_CRTC_VLINE_INT_EN | \
|
|
MACH64_CRTC_SNAPSHOT_INT_EN | \
|
|
MACH64_CRTC_I2C_INT_EN | \
|
|
MACH64_CRTC2_VBLANK_INT_EN | \
|
|
MACH64_CRTC2_VLINE_INT_EN | \
|
|
MACH64_CRTC_CAPBUF0_INT_EN | \
|
|
MACH64_CRTC_CAPBUF1_INT_EN | \
|
|
MACH64_CRTC_OVERLAY_EOF_INT_EN | \
|
|
MACH64_CRTC_ONESHOT_CAP_INT_EN | \
|
|
MACH64_CRTC_BUSMASTER_EOL_INT_EN | \
|
|
MACH64_CRTC_GP_INT_EN | \
|
|
MACH64_CRTC_SNAPSHOT2_INT_EN | \
|
|
0 \
|
|
)
|
|
# define MACH64_CRTC_INT_ACKS \
|
|
( \
|
|
MACH64_CRTC_VBLANK_INT | \
|
|
MACH64_CRTC_VLINE_INT | \
|
|
MACH64_CRTC_SNAPSHOT_INT | \
|
|
MACH64_CRTC_I2C_INT | \
|
|
MACH64_CRTC2_VBLANK_INT | \
|
|
MACH64_CRTC2_VLINE_INT | \
|
|
MACH64_CRTC_CAPBUF0_INT | \
|
|
MACH64_CRTC_CAPBUF1_INT | \
|
|
MACH64_CRTC_OVERLAY_EOF_INT | \
|
|
MACH64_CRTC_ONESHOT_CAP_INT | \
|
|
MACH64_CRTC_BUSMASTER_EOL_INT | \
|
|
MACH64_CRTC_GP_INT | \
|
|
MACH64_CRTC_SNAPSHOT2_INT | \
|
|
MACH64_CRTC_VBLANK2_INT | \
|
|
0 \
|
|
)
|
|
|
|
#define MACH64_DATATYPE_CI8 2
|
|
#define MACH64_DATATYPE_ARGB1555 3
|
|
#define MACH64_DATATYPE_RGB565 4
|
|
#define MACH64_DATATYPE_ARGB8888 6
|
|
#define MACH64_DATATYPE_RGB332 7
|
|
#define MACH64_DATATYPE_Y8 8
|
|
#define MACH64_DATATYPE_RGB8 9
|
|
#define MACH64_DATATYPE_VYUY422 11
|
|
#define MACH64_DATATYPE_YVYU422 12
|
|
#define MACH64_DATATYPE_AYUV444 14
|
|
#define MACH64_DATATYPE_ARGB4444 15
|
|
|
|
#define MACH64_READ(reg) DRM_READ32(dev_priv->mmio, (reg) )
|
|
#define MACH64_WRITE(reg,val) DRM_WRITE32(dev_priv->mmio, (reg), (val) )
|
|
|
|
#define DWMREG0 0x0400
|
|
#define DWMREG0_END 0x07ff
|
|
#define DWMREG1 0x0000
|
|
#define DWMREG1_END 0x03ff
|
|
|
|
#define ISREG0(r) (((r) >= DWMREG0) && ((r) <= DWMREG0_END))
|
|
#define DMAREG0(r) (((r) - DWMREG0) >> 2)
|
|
#define DMAREG1(r) ((((r) - DWMREG1) >> 2 ) | 0x0100)
|
|
#define DMAREG(r) (ISREG0(r) ? DMAREG0(r) : DMAREG1(r))
|
|
|
|
#define MMREG0 0x0000
|
|
#define MMREG0_END 0x00ff
|
|
|
|
#define ISMMREG0(r) (((r) >= MMREG0) && ((r) <= MMREG0_END))
|
|
#define MMSELECT0(r) (((r) << 2) + DWMREG0)
|
|
#define MMSELECT1(r) (((((r) & 0xff) << 2) + DWMREG1))
|
|
#define MMSELECT(r) (ISMMREG0(r) ? MMSELECT0(r) : MMSELECT1(r))
|
|
|
|
/* ================================================================
|
|
* DMA constants
|
|
*/
|
|
|
|
/* DMA descriptor field indices:
|
|
* The descriptor fields are loaded into the read-only
|
|
* BM_* system bus master registers during a bus-master operation
|
|
*/
|
|
#define MACH64_DMA_FRAME_BUF_OFFSET 0 /* BM_FRAME_BUF_OFFSET */
|
|
#define MACH64_DMA_SYS_MEM_ADDR 1 /* BM_SYSTEM_MEM_ADDR */
|
|
#define MACH64_DMA_COMMAND 2 /* BM_COMMAND */
|
|
#define MACH64_DMA_RESERVED 3 /* BM_STATUS */
|
|
|
|
/* BM_COMMAND descriptor field flags */
|
|
#define MACH64_DMA_HOLD_OFFSET (1<<30) /* Don't increment DMA_FRAME_BUF_OFFSET */
|
|
#define MACH64_DMA_EOL (1<<31) /* End of descriptor list flag */
|
|
|
|
#define MACH64_DMA_CHUNKSIZE 0x1000 /* 4kB per DMA descriptor */
|
|
#define MACH64_APERTURE_OFFSET 0x7ff800 /* frame-buffer offset for gui-masters */
|
|
|
|
/* ================================================================
|
|
* Ring operations
|
|
*
|
|
* Since the Mach64 bus master engine requires polling, these functions end
|
|
* up being called frequently, hence being inline.
|
|
*/
|
|
|
|
static __inline__ void mach64_ring_start(drm_mach64_private_t * dev_priv)
|
|
{
|
|
drm_mach64_descriptor_ring_t *ring = &dev_priv->ring;
|
|
|
|
DRM_DEBUG("head_addr: 0x%08x head: %d tail: %d space: %d\n",
|
|
ring->head_addr, ring->head, ring->tail, ring->space);
|
|
|
|
if (mach64_do_wait_for_idle(dev_priv) < 0) {
|
|
mach64_do_engine_reset(dev_priv);
|
|
}
|
|
|
|
if (dev_priv->driver_mode != MACH64_MODE_MMIO) {
|
|
/* enable bus mastering and block 1 registers */
|
|
MACH64_WRITE(MACH64_BUS_CNTL,
|
|
(MACH64_READ(MACH64_BUS_CNTL) &
|
|
~MACH64_BUS_MASTER_DIS)
|
|
| MACH64_BUS_EXT_REG_EN);
|
|
mach64_do_wait_for_idle(dev_priv);
|
|
}
|
|
|
|
/* reset descriptor table ring head */
|
|
MACH64_WRITE(MACH64_BM_GUI_TABLE_CMD,
|
|
ring->head_addr | MACH64_CIRCULAR_BUF_SIZE_16KB);
|
|
|
|
dev_priv->ring_running = 1;
|
|
}
|
|
|
|
static __inline__ void mach64_ring_resume(drm_mach64_private_t * dev_priv,
|
|
drm_mach64_descriptor_ring_t * ring)
|
|
{
|
|
DRM_DEBUG("head_addr: 0x%08x head: %d tail: %d space: %d\n",
|
|
ring->head_addr, ring->head, ring->tail, ring->space);
|
|
|
|
/* reset descriptor table ring head */
|
|
MACH64_WRITE(MACH64_BM_GUI_TABLE_CMD,
|
|
ring->head_addr | MACH64_CIRCULAR_BUF_SIZE_16KB);
|
|
|
|
if (dev_priv->driver_mode == MACH64_MODE_MMIO) {
|
|
mach64_do_dispatch_pseudo_dma(dev_priv);
|
|
} else {
|
|
/* enable GUI bus mastering, and sync the bus master to the GUI */
|
|
MACH64_WRITE(MACH64_SRC_CNTL,
|
|
MACH64_SRC_BM_ENABLE | MACH64_SRC_BM_SYNC |
|
|
MACH64_SRC_BM_OP_SYSTEM_TO_REG);
|
|
|
|
/* kick off the transfer */
|
|
MACH64_WRITE(MACH64_DST_HEIGHT_WIDTH, 0);
|
|
if (dev_priv->driver_mode == MACH64_MODE_DMA_SYNC) {
|
|
if ((mach64_do_wait_for_idle(dev_priv)) < 0) {
|
|
DRM_ERROR("idle failed, resetting engine\n");
|
|
mach64_dump_engine_info(dev_priv);
|
|
mach64_do_engine_reset(dev_priv);
|
|
return;
|
|
}
|
|
mach64_do_release_used_buffers(dev_priv);
|
|
}
|
|
}
|
|
}
|
|
|
|
/**
|
|
* Poll the ring head and make sure the bus master is alive.
|
|
*
|
|
* Mach64's bus master engine will stop if there are no more entries to process.
|
|
* This function polls the engine for the last processed entry and calls
|
|
* mach64_ring_resume if there is an unprocessed entry.
|
|
*
|
|
* Note also that, since we update the ring tail while the bus master engine is
|
|
* in operation, it is possible that the last tail update was too late to be
|
|
* processed, and the bus master engine stops at the previous tail position.
|
|
* Therefore it is important to call this function frequently.
|
|
*/
|
|
static __inline__ void mach64_ring_tick(drm_mach64_private_t * dev_priv,
|
|
drm_mach64_descriptor_ring_t * ring)
|
|
{
|
|
DRM_DEBUG("head_addr: 0x%08x head: %d tail: %d space: %d\n",
|
|
ring->head_addr, ring->head, ring->tail, ring->space);
|
|
|
|
if (!dev_priv->ring_running) {
|
|
mach64_ring_start(dev_priv);
|
|
|
|
if (ring->head != ring->tail) {
|
|
mach64_ring_resume(dev_priv, ring);
|
|
}
|
|
} else {
|
|
/* GUI_ACTIVE must be read before BM_GUI_TABLE to
|
|
* correctly determine the ring head
|
|
*/
|
|
int gui_active =
|
|
MACH64_READ(MACH64_GUI_STAT) & MACH64_GUI_ACTIVE;
|
|
|
|
ring->head_addr = MACH64_READ(MACH64_BM_GUI_TABLE) & 0xfffffff0;
|
|
|
|
if (gui_active) {
|
|
/* If not idle, BM_GUI_TABLE points one descriptor
|
|
* past the current head
|
|
*/
|
|
if (ring->head_addr == ring->start_addr) {
|
|
ring->head_addr += ring->size;
|
|
}
|
|
ring->head_addr -= 4 * sizeof(u32);
|
|
}
|
|
|
|
if (ring->head_addr < ring->start_addr ||
|
|
ring->head_addr >= ring->start_addr + ring->size) {
|
|
DRM_ERROR("bad ring head address: 0x%08x\n",
|
|
ring->head_addr);
|
|
mach64_dump_ring_info(dev_priv);
|
|
mach64_do_engine_reset(dev_priv);
|
|
return;
|
|
}
|
|
|
|
ring->head = (ring->head_addr - ring->start_addr) / sizeof(u32);
|
|
|
|
if (!gui_active && ring->head != ring->tail) {
|
|
mach64_ring_resume(dev_priv, ring);
|
|
}
|
|
}
|
|
}
|
|
|
|
static __inline__ void mach64_ring_stop(drm_mach64_private_t * dev_priv)
|
|
{
|
|
DRM_DEBUG("head_addr: 0x%08x head: %d tail: %d space: %d\n",
|
|
dev_priv->ring.head_addr, dev_priv->ring.head,
|
|
dev_priv->ring.tail, dev_priv->ring.space);
|
|
|
|
/* restore previous SRC_CNTL to disable busmastering */
|
|
mach64_do_wait_for_fifo(dev_priv, 1);
|
|
MACH64_WRITE(MACH64_SRC_CNTL, 0);
|
|
|
|
/* disable busmastering but keep the block 1 registers enabled */
|
|
mach64_do_wait_for_idle(dev_priv);
|
|
MACH64_WRITE(MACH64_BUS_CNTL, MACH64_READ(MACH64_BUS_CNTL)
|
|
| MACH64_BUS_MASTER_DIS | MACH64_BUS_EXT_REG_EN);
|
|
|
|
dev_priv->ring_running = 0;
|
|
}
|
|
|
|
static __inline__ void
|
|
mach64_update_ring_snapshot(drm_mach64_private_t * dev_priv)
|
|
{
|
|
drm_mach64_descriptor_ring_t *ring = &dev_priv->ring;
|
|
|
|
DRM_DEBUG("\n");
|
|
|
|
mach64_ring_tick(dev_priv, ring);
|
|
|
|
ring->space = (ring->head - ring->tail) * sizeof(u32);
|
|
if (ring->space <= 0) {
|
|
ring->space += ring->size;
|
|
}
|
|
}
|
|
|
|
/* ================================================================
|
|
* DMA macros
|
|
*
|
|
* Mach64's ring buffer doesn't take register writes directly. These
|
|
* have to be written indirectly in DMA buffers. These macros simplify
|
|
* the task of setting up a buffer, writing commands to it, and
|
|
* queuing the buffer in the ring.
|
|
*/
|
|
|
|
#define DMALOCALS \
|
|
drm_mach64_freelist_t *_entry = NULL; \
|
|
struct drm_buf *_buf = NULL; \
|
|
u32 *_buf_wptr; int _outcount
|
|
|
|
#define GETBUFPTR( __buf ) \
|
|
((dev_priv->is_pci) ? \
|
|
((u32 *)(__buf)->address) : \
|
|
((u32 *)((char *)dev_priv->dev_buffers->handle + (__buf)->offset)))
|
|
|
|
#define GETBUFADDR( __buf ) ((u32)(__buf)->bus_address)
|
|
|
|
#define GETRINGOFFSET() (_entry->ring_ofs)
|
|
|
|
static __inline__ int mach64_find_pending_buf_entry(drm_mach64_private_t *
|
|
dev_priv,
|
|
drm_mach64_freelist_t **
|
|
entry, struct drm_buf * buf)
|
|
{
|
|
struct list_head *ptr;
|
|
#if MACH64_EXTRA_CHECKING
|
|
if (list_empty(&dev_priv->pending)) {
|
|
DRM_ERROR("Empty pending list in \n");
|
|
return -EINVAL;
|
|
}
|
|
#endif
|
|
ptr = dev_priv->pending.prev;
|
|
*entry = list_entry(ptr, drm_mach64_freelist_t, list);
|
|
while ((*entry)->buf != buf) {
|
|
if (ptr == &dev_priv->pending) {
|
|
return -EFAULT;
|
|
}
|
|
ptr = ptr->prev;
|
|
*entry = list_entry(ptr, drm_mach64_freelist_t, list);
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
#define DMASETPTR( _p ) \
|
|
do { \
|
|
_buf = (_p); \
|
|
_outcount = 0; \
|
|
_buf_wptr = GETBUFPTR( _buf ); \
|
|
} while(0)
|
|
|
|
/* FIXME: use a private set of smaller buffers for state emits, clears, and swaps? */
|
|
#define DMAGETPTR( file_priv, dev_priv, n ) \
|
|
do { \
|
|
if ( MACH64_VERBOSE ) { \
|
|
DRM_INFO( "DMAGETPTR( %d )\n", (n) ); \
|
|
} \
|
|
_buf = mach64_freelist_get( dev_priv ); \
|
|
if (_buf == NULL) { \
|
|
DRM_ERROR("couldn't get buffer in DMAGETPTR\n"); \
|
|
return -EAGAIN; \
|
|
} \
|
|
if (_buf->pending) { \
|
|
DRM_ERROR("pending buf in DMAGETPTR\n"); \
|
|
return -EFAULT; \
|
|
} \
|
|
_buf->file_priv = file_priv; \
|
|
_outcount = 0; \
|
|
\
|
|
_buf_wptr = GETBUFPTR( _buf ); \
|
|
} while (0)
|
|
|
|
#define DMAOUTREG( reg, val ) \
|
|
do { \
|
|
if ( MACH64_VERBOSE ) { \
|
|
DRM_INFO( " DMAOUTREG( 0x%x = 0x%08x )\n", \
|
|
reg, val ); \
|
|
} \
|
|
_buf_wptr[_outcount++] = cpu_to_le32(DMAREG(reg)); \
|
|
_buf_wptr[_outcount++] = cpu_to_le32((val)); \
|
|
_buf->used += 8; \
|
|
} while (0)
|
|
|
|
#define DMAADVANCE( dev_priv, _discard ) \
|
|
do { \
|
|
struct list_head *ptr; \
|
|
int ret; \
|
|
\
|
|
if ( MACH64_VERBOSE ) { \
|
|
DRM_INFO( "DMAADVANCE() in \n" ); \
|
|
} \
|
|
\
|
|
if (_buf->used <= 0) { \
|
|
DRM_ERROR( "DMAADVANCE(): sending empty buf %d\n", \
|
|
_buf->idx ); \
|
|
return -EFAULT; \
|
|
} \
|
|
if (_buf->pending) { \
|
|
/* This is a resued buffer, so we need to find it in the pending list */ \
|
|
if ((ret = mach64_find_pending_buf_entry(dev_priv, &_entry, _buf))) { \
|
|
DRM_ERROR( "DMAADVANCE(): couldn't find pending buf %d\n", _buf->idx ); \
|
|
return ret; \
|
|
} \
|
|
if (_entry->discard) { \
|
|
DRM_ERROR( "DMAADVANCE(): sending discarded pending buf %d\n", _buf->idx ); \
|
|
return -EFAULT; \
|
|
} \
|
|
} else { \
|
|
if (list_empty(&dev_priv->placeholders)) { \
|
|
DRM_ERROR( "DMAADVANCE(): empty placeholder list\n"); \
|
|
return -EFAULT; \
|
|
} \
|
|
ptr = dev_priv->placeholders.next; \
|
|
list_del(ptr); \
|
|
_entry = list_entry(ptr, drm_mach64_freelist_t, list); \
|
|
_buf->pending = 1; \
|
|
_entry->buf = _buf; \
|
|
list_add_tail(ptr, &dev_priv->pending); \
|
|
} \
|
|
_entry->discard = (_discard); \
|
|
if ((ret = mach64_add_buf_to_ring( dev_priv, _entry ))) \
|
|
return ret; \
|
|
} while (0)
|
|
|
|
#define DMADISCARDBUF() \
|
|
do { \
|
|
if (_entry == NULL) { \
|
|
int ret; \
|
|
if ((ret = mach64_find_pending_buf_entry(dev_priv, &_entry, _buf))) { \
|
|
DRM_ERROR( "couldn't find pending buf %d\n", \
|
|
_buf->idx ); \
|
|
return ret; \
|
|
} \
|
|
} \
|
|
_entry->discard = 1; \
|
|
} while(0)
|
|
|
|
#define DMAADVANCEHOSTDATA( dev_priv ) \
|
|
do { \
|
|
struct list_head *ptr; \
|
|
int ret; \
|
|
\
|
|
if ( MACH64_VERBOSE ) { \
|
|
DRM_INFO( "DMAADVANCEHOSTDATA() in \n" ); \
|
|
} \
|
|
\
|
|
if (_buf->used <= 0) { \
|
|
DRM_ERROR( "DMAADVANCEHOSTDATA(): sending empty buf %d\n", _buf->idx ); \
|
|
return -EFAULT; \
|
|
} \
|
|
if (list_empty(&dev_priv->placeholders)) { \
|
|
DRM_ERROR( "empty placeholder list in DMAADVANCEHOSTDATA()\n" ); \
|
|
return -EFAULT; \
|
|
} \
|
|
\
|
|
ptr = dev_priv->placeholders.next; \
|
|
list_del(ptr); \
|
|
_entry = list_entry(ptr, drm_mach64_freelist_t, list); \
|
|
_entry->buf = _buf; \
|
|
_entry->buf->pending = 1; \
|
|
list_add_tail(ptr, &dev_priv->pending); \
|
|
_entry->discard = 1; \
|
|
if ((ret = mach64_add_hostdata_buf_to_ring( dev_priv, _entry ))) \
|
|
return ret; \
|
|
} while (0)
|
|
|
|
#endif /* __MACH64_DRV_H__ */
|