Nathan Whitehorn 4770f5380e Fix a typo derived from a mismerge from mmu_oea that would cause ... pmap_sync_icache() to sync random (possibly uncached or nonexisting!) memory, causing kernel page faults or machine checks, most easily triggered by using GDB. While here, add an additional safeguard to only sync cacheable memory. MFC after: 2 days		2011-06-04 03:22:16 +00:00
..
clock.c	After some off-list discussion, revert a number of changes to the	2010-11-22 19:32:54 +00:00
copyinout.c	Fix two mistakes on 32-bit systems. The slbmte code in syscall() is 64-bit	2010-11-03 16:21:47 +00:00
interrupt.c	Remove some dead code: unnecessary isyncs and memory sorting, which are	2011-06-02 14:15:44 +00:00
locore32.S	MFpseries:	2011-06-02 14:12:37 +00:00
locore64.S	Quantities stored on the stack on ppc64 tend to be twice as large as on	2011-06-03 00:11:13 +00:00
locore.S	MFppc64:	2010-07-13 05:32:19 +00:00
machdep.c	The POWER7 has only 32 SLB slots instead of 64, like other supported	2011-06-02 14:25:52 +00:00
mmu_oea64.c	Fix a typo derived from a mismerge from mmu_oea that would cause	2011-06-04 03:22:16 +00:00
mmu_oea64.h	Add an abstraction layer to the 64-bit AIM MMU's page table manipulation	2010-12-04 02:42:52 +00:00
mmu_oea.c	Remove some dead code: unnecessary isyncs and memory sorting, which are	2011-06-02 14:15:44 +00:00
moea64_if.m	Add an abstraction layer to the 64-bit AIM MMU's page table manipulation	2010-12-04 02:42:52 +00:00
moea64_native.c	Remove some dead code: unnecessary isyncs and memory sorting, which are	2011-06-02 14:15:44 +00:00
mp_cpudep.c	If running under a hypervisor, don't yell at the user about starting	2011-06-02 14:23:36 +00:00
nexus.c	Remove unused variables. Spotted by a cppcheck	2011-01-06 20:19:01 +00:00
slb.c	The POWER7 has only 32 SLB slots instead of 64, like other supported	2011-06-02 14:25:52 +00:00
swtch32.S	Clean up the user segment handling code a little more. Now that	2010-11-03 15:15:48 +00:00
swtch64.S	Turn off default generation of userland dot symbols on powerpc64 now that	2011-02-18 21:44:53 +00:00
trap_subr32.S	Add support for the IMISS, DLMISS, and DSMISS traps required to run	2010-11-11 02:40:00 +00:00
trap_subr64.S	The POWER7 has only 32 SLB slots instead of 64, like other supported	2011-06-02 14:25:52 +00:00
trap.c	Add macro to test the sv_flags of any process. Change some places to test	2011-01-26 20:03:58 +00:00
uma_machdep.c	Reduce KVA pressure on OEA64 systems running in bridge mode by mapping	2010-02-20 16:23:29 +00:00
vm_machdep.c	For architectures not using direct map , and requiring real KVA page for	2011-01-18 21:57:02 +00:00